Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

81 results about "Metallic contamination" patented technology

Method and system for detecting metal contamination on a semiconductor wafer

A method to detect metal contamination on a semiconductor topography is provided. The semiconductor topography may include a semiconductor substrate or a dielectric material disposed upon a semiconductor substrate. The metal contamination may be driven into the semiconductor substrate by an annealing process. Alternatively, the annealing process may drive the metal contamination into the dielectric material. Subsequent to the annealing process, a charge may be deposited upon an upper surface of the semiconductor topography. An electrical property of the semiconductor topography may be measured. A characteristic of at least one type of metal contamination may be determined as a function of the electrical property of the semiconductor topography. The method may be used to determine a characteristic of one or more types of metal contamination on a portion of the semiconductor topography or the entire semiconductor topography. A system configured to detect metal contamination on a semiconductor topography is also provided. An oven may be incorporated into the system and may be used to anneal the semiconductor topography. The system may also include a device that may be configured to deposit a charge on an upper surface of the semiconductor topography. A sensor may also be included in the system. The sensor may use a non-contact work function technique to measure an electrical property of the semiconductor topography.
Owner:KLA TENCOR TECH CORP

System for separating and purifying trichlorosilane in production process of polysilicon and operation method thereof

The invention provides a system for separating and purifying trichlorosilane in production process of polysilicon and an operation method thereof. The system consists of a rectification working section and a recovery refining working section; wherein, the rectification working section comprises six towers, and the recovery refining working section includes three towers; the connection mode of the six towers of the rectification working section is that a lightness-removing tower I, a lightness-removing tower II, a weight-removing tower, a secondary lightness-removing tower, a secondary weight-removing tower I and a secondary weight-removing tower II are sequentially connected with each other; the connection mode of the three towers of the recovery refining working section is that a lower-removing tower, a higher-removing tower and a product refining tower are sequentially connected with each other. Chlorsilane rectification technical equipment can be one of main technical bottlenecks limiting the production of the high-quality polysilicon material in China. The invention can achieve the separation requirements and energy-saving aim under the condition that the mass flow rate elastic ratio between feeding of the rectification working section and feeding of the recovery working section is 1:1-1:5. The rectification technique is simplified and optimized, the separation efficiency is improved, the energy consumption of rectification products is reduced, the reliability and stability of system operation can be enhanced, and the content of phosphorus, arsenic, boron and metallic contamination in the rectification products can be lowered.
Owner:TIANJIN UNIV

Semiconductor device and manufacturing method thereof

In manufacturing a semiconductor device, the first gettering layer is formed on the backside of a wafer, and the second gettering layers are then formed on the backside and side surfaces of a chip, allowing these gettering layers to serve as trapping sites against metallic contamination that generated after backside grinding in assembly processes.
Owner:ELPIDA MEMORY INC

Method to form low-defect polycrystalline semiconductor material for use in a transistor

A method is described for forming a thin film transistor having its current-switching region in polycrystalline semiconductor material which has been crystallized in contact with titanium silicide, titanium silicide-germanide, or titanium germanide. The titanium silicide, titanium silicide-germanide, or titanium germanide is formed having feature size no more than 0.25 micron in the smallest dimension. The small feature size tends to inhibit the phase transformation from C49 to C54 phase titanium silicide. The C49 phase of titanium silicide has a very close lattice match to silicon, and thus provides a crystallization template for the silicon as it forms, allowing formation of large-grain, low-defect silicon. Titanium does not tend to migrate through the silicon during crystallization, limiting the danger of metal contamination. In preferred embodiments, the transistors thus formed may be, for example, field-effect transistors or bipolar junction transistors.
Owner:SANDISK TECH LLC

Process for metallic contamination reduction in silicon wafers

A process for removing a contaminant selected from among copper, nickel, and a combination thereof from a silicon wafer having a surface and an interior. The process comprises cooling the silicon wafer in a controlled atmosphere from a temperature at or above an oxidation initiation temperature and initiating a flow of an oxygen-containing atmosphere at said oxidation initiation temperature to create an oxidizing ambient around the silicon wafer surface to form an oxide layer on the silicon wafer surface and a strain layer at an interface between the oxide layer and the silicon wafer interior. The cooling of the wafer is also controlled to permit diffusion of atoms of the contaminant from the silicon wafer interior to the strain layer. Then the silicon wafer is then cleaned to remove the oxide layer and the strain layer, thereby removing said contaminant having diffused to the strain layer.
Owner:MEMC ELECTONIC MATERIALS INC

Solar cell boron diffusion method and boron diffusion device

ActiveCN106129177AAchieve even distributionImprove intra-chip uniformityFinal product manufacturePhotovoltaic energy generationMetal pollutionBoron diffusion
The invention discloses a solar cell boron diffusion method and a boron diffusion device, and belongs to the technical field of manufacturing of solar cells. The method comprises the following steps: putting a silicon wafer which needs to be subjected to boron diffusion into a diffusion furnace and carrying out warming; introducing a boron source, dichloroethylene, oxygen and nitrogen for boron diffusion; stopping introducing the boron source, the oxygen and the dichloroethylene and keeping the temperature at 900-960 DEG in a nitrogen atmosphere for 15-40min, wherein the nitrogen flow is 10-20L / min; and carrying out cooling, taking out the silicon wafer and finishing the diffusion process. The dichloroethylene is introduced in a high temperature diffusion process of a BBr3 liquid source, so that the on-chip uniformity and the inter-chip uniformity of the boron diffusion can be improved; corrosion of B2O3 to a quartz device in the furnace is retarded; the service lifetime of the quartz device is prolonged; and metal pollution of the silicon wafer in the high-temperature process is avoided.
Owner:BAODING TIANWEI YINGLI NEW ENERGY RESOURCES

Method for in-situ remediation of heavy metal hexavalent chromium-contaminated soil

The invention discloses a method for the in-situ remediation of heavy metal hexavalent chromium-contaminated soil. According to the method, by using the advantages of a microbial fuel cell (MFC), an anode assembly and a cathode assembly (a diaphragm is arranged between the anode assembly and the cathode assembly) is embedded in the contaminated soil, the anode assembly locally utilizes organic matters in the soil as fuel, generated electronics reach the cathode assembly by virtue of anodes and leads, heavy metal hexavalent chromium adsorbed on the cathode assembly is reduced, and thus the degradation and the transformation of heavy metal hexavalent chromium contaminants in the soil are promoted, and the in-situ remediation of the heavy metal hexavalent chromium-contaminated soil is realized. By adopting an in-situ remediation process, the method has the advantages of high removal efficiency, low cost, good safety, no need of ventilation and energy consumption, capability of recycling and no secondary pollution because the anode assembly and the cathode assembly can be combined and optimized according to the actual conditions, has the great importance in remediating the heavy metal hexavalent chromium-contaminated soil, has a wide application prospect in fields of resources and environments such as the remediation of the heavy metal hexavalent chromium-contaminated soil, and the like.
Owner:东莞市环境科学研究所 +1

Shear-press composite type elastic wheel for low-floor tramcar and production process thereof

The invention provides a shear-press composite type elastic wheel for a low-floor tramcar and a production process thereof. The shear-press composite type elastic wheel for the low-floor tramcar comprises a wheel band, a press ring and a wheel core; the wheel band, the press ring and the wheel core are all made of high-purity iron alloy; the mass percentage of each component of the high-purity iron alloy is as follows: 0.015-0.5% of Si, 0.6-0.9% of Mn, 0.65-0.7% of C, 1.8-2.1% of Mg, 3.45-4.21% of Al, 0.005-0.04% of S, less than or equal to 0.3% of Cr, less than or equal to 0.30% of Cu, less than or equal to 0.25% of Ni, less than or equal to 0.04% of P, less than or equal to 0.08% of Mo, less than or equal to 0.05% of V, less than or equal to 0.02% of Sc, less than or equal to 0.03% of Tiand the balance of Fe. According to the shear-press composite type elastic wheel for the low-floor tramcar, by using a mode of adding a rare earth element and refining the rare earth element in steps, the tensile strength of the wheel band, the press ring and the wheel core is enhanced, the center of a material is close without a gap, and moreover, no metallic contamination is caused, and the strength uniformity of the surface is high; a rubber layer is embedded between the wheel band and the wheel core and has a vibration absorbing effect; the rubber layer possesses good radial stiffness andaxial stiffness; and meanwhile, the freedom of a wheel rim is limited; the problem that a tuned mass damper is additionally mounted on the external side of the wheel to suppress medium and low noisesis solved; the structure is simple; and the vibration absorbing and noise reduction effect is good.
Owner:ANHUI UNIVERSITY OF TECHNOLOGY

Semiconductor processing method

A method for detecting metal contamination from a film-forming process causing interface traps is described. The film-forming process is performed to form a dielectric film on a wafer. An annealing treatment is performed to reduce the interface traps between the wafer and the dielectric film. Thereafter, the bulk recombination lifetime (BRLT) of the wafer is measured to estimate the amount of the metal contamination.
Owner:UNITED MICROELECTRONICS CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products