Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

69results about How to "Reduce the amount of etching" patented technology

Method of forming fin field effect transistor

ActiveUS20050153490A1Prevent and substantially reduce leakage currentElectrode can be separatedTransistorSolid-state devicesInsulation layerDrain current
According to some embodiments, a fin type active region is formed under an exposure state of sidewalls on a semiconductor substrate. A gate insulation layer is formed on an upper part of the active region and on the sidewalls, and a device isolation film surrounds the active region to an upper height of the active region. The sidewalls are partially exposed by an opening part formed on the device isolation film. The opening part is filled with a conductive layer that partially covers the upper part of the active region, forming a gate electrode. Source and drain regions are on a portion of the active region where the gate electrode is not. The gate electrode may be easily separated and problems causable by etch by-product can be substantially reduced, and a leakage current of channel region and an electric field concentration onto an edge portion can be prevented.
Owner:SAMSUNG ELECTRONICS CO LTD

Magnetically controlled sputtering process of making printed circuit board

The present invention provides one kind of magnetically controlled sputtering process of making printed circuit board. The process includes the following steps: drilling holes on the single layer base material; magnetically controlled sputtering the bottom dielectric and metal layer on the drilled single layer base material; magnetically controlled sputtering conducting copper layer on the single layer base material; drilling holes on multilayer board; magnetically controlled sputtering bottom dielectric and metal layer on the drilled multilayer board; magnetically controlled sputtering conducting copper layer on the drilled multilayer board; and repeating the foregoing steps until reaching the required layer number of the printed circuit board. The present invention combines unique hole forming method and sputtering method and has raised copper-plating and hole-metallizing efficiency, raised reliability and high fine circuit making capacity.
Owner:曹波 +2

Semiconductor device and manufacturing method for the same

InactiveUS20050236691A1Excellent metal-insulator phase transition propertyEasy to readSolid-state devicesSemiconductor devicesDevice materialMetal insulator phase transition
A manufacturing method for a semiconductor device that includes a crystal of metal-insulator phase transition material as a resistor, the method having the steps of forming an electrode on a semiconductor substrate, forming an insulating film on the electrode, forming a through-hole in the insulating film so as to expose the electrode, and housing the crystal in the through-hole so as to contact the electrode.
Owner:PANASONIC CORP

Semiconductor device, manufacturing method thereof, and data processing system

A miniaturized semiconductor device is provided by reducing the design thickness of a wiring line protecting film covering the surface of a wiring layer, and reducing the distance between the wiring layer and via plugs formed by a self-aligning process. Dummy mask layers extending in the same layout pattern as the wiring layer is formed above the wiring layer covered with a protecting film composed of a cap layer and side wall layers. In the self-aligning process for forming via plugs in a self-aligned manner with the wiring layer and its protecting film, the thickness of the cap layer is reduced and the design interval between the via plugs is reduced, whereby the miniaturization of the semiconductor device is achieved.
Owner:ELPIDA MEMORY INC

Method for producing printed-wiring board

The present invention provides a method for producing a printed-wiring board in a semi-additive process, comprising the steps of: providing a chemical copper plating 4 on an insulation layer 3 or forming a copper thin film on the insulation layer 3 using a sputtering method; subjecting the obtained copper surface 4 to a roughening treatment using an etching solution containing 0.1 to 3% by mass of hydrogen peroxide, 0.3 to 5% by mass of sulfuric acid, 0.1 to 3 ppm of halogen ion and 0.003 to 0.3% by mass of tetrazoles; attaching a dry film resist 5 to the copper surface 4 after the roughening treatment to perform exposure and development and providing an electrolytic copper plating 7 to an opening 6 after the exposure; and subjecting the remaining dry film resist to a stripping treatment using a resist stripping liquid containing 0.5 to 20% by mass of monoethanolamine, 0.2 to 10% by mass of quaternary ammonium hydroxide, 0.01 to 10% by mass of ethylene glycols and 0.01 to 0.5% by mass of azoles.
Owner:MITSUBISHI GAS CHEM CO INC

Process window widening using coated parts in plasma etch processes

Embodiments of the present technology may include a method of etching. The method may include mixing plasma effluents with a gas in a first section of a chamber to form a first mixture. The method may also include flowing the first mixture to a substrate in a second section of the chamber. The first section and the second section may include nickel plated material. The method may further include reacting the first mixture with the substrate to etch a first layer selectively over a second layer. In addition, the method may include forming a second mixture including products from reacting the first mixture with the substrate.
Owner:APPLIED MATERIALS INC

Semiconductor substrate, semiconductor device, method of manufacturing semiconductor substare and method of manufacturing semiconductor device

A semiconductor substrate includes a semiconductor base substrate that has an oxide film selectively formed on a part thereof, the oxide film having a non-uniform thickness; and a semiconductor layer that is formed on the oxide film by epitaxial growth so as to have a non-uniform thickness.
Owner:SEIKO EPSON CORP

Method for manufacturing flexible printed circuit board and metallic wiring pattern of flexible printed circuit board using thereof

The invention relates to a method for manufacturing flexible printing circuit board by half addition style, and the flexible printing circuit board metal wiring pattern manufactured therefor. The metal wiring pattern of flexible printing circuit board for tape carrier semiconductor package is formed on insulation sheet and takes on multiple stripe appearance. At least one surface of the insulation sheet is plated orderly with a first clad layer- a copper layer, a second clad layer- nickel layer, a third clad layer- gold layer, the second clad layer and the third clad layer wraps upper surface and side surface of the first clad layer. The invention also discloses a method for manufacturing single-sided and double-faced printing circuit board for manufacturing the wiring pattern.
Owner:ACQUTEK SAT

Substrate treatment apparatus and substrate treatment method

A substrate treatment apparatus for removing an unnecessary substance from a surface of a substrate. The apparatus is provided with: an oxidation liquid supply mechanism for supplying an oxidation liquid having an oxidative effect to the substrate surface; a physical cleaning mechanism for physically cleaning the substrate surface; and an etching liquid supply mechanism for supplying an etching liquid having an etching effect to the substrate surface. It is preferred to physically clean the substrate surface while supplying the oxidation liquid to the substrate surface.
Owner:DAINIPPON SCREEN MTG CO LTD

Method for dry method etching polycrystalline silicon in deep plow groove

The invention discloses a method for dry etching for polycrystalline silicon in a deep groove, which comprises the following steps: after the dry etching for the polycrystalline silicon deposited in the deep groove by larger lower power through using chlorine, hydrogen bromide and oxygen, using carbon tetrafluoride and the chlorine as main etching gases, and using lower bias power to etch the polycrystalline silicon again approximately to each isotropic property to reduce etching amount in the vertical direction, thereby solving the problem of gap expansion, and obtaining a flat polycrystalline silicon surface simultaneously.
Owner:SHANGHAI HUAHONG GRACE SEMICON MFG CORP

Dry etching method

A dry etching method includes a first step and a second step. The first step includes generating a first plasma from a gas mixture, which includes an oxidation gas and a fluorine containing gas, and performing anisotropic etching with the first plasma on a silicon layer to form a recess in the silicon layer. The second step includes alternately repeating an organic film forming process whereby an organic film is deposited on the inner surface of the recess with a second plasma, and an etching process whereby the recess covered with the organic film is anisotropically etched with the first plasma. When an etching stopper layer is exposed from a part of the bottom surface of the recess formed in the first step, the first step is switched to the second step.
Owner:ULVAC INC

Prepreg, metal-clad laminate, and printed wiring board

A prepreg containing: a resin composition; and a woven fabric base material. The resin composition contains: (A) at least one of an epoxy resin having a naphthalene skeleton and a phenolic curing agent having a naphthalene skeleton; (B) a high molecular weight compound having at least structures represented by formulae (1) and (2 ) or at least a structure represented by the formula (2), no unsaturated bond between carbon atoms, and a weight-average molecular weight of 250,000 to 850,000; and (C) an inorganic filler. (C) The inorganic filler is subjected to surface treatment with a silane coupling agent represented by a formula (3).
Owner:PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO LTD

Method for preventing gap below side wall barrier layer during self-aligning silicide process

The invention discloses a method for a part to prevent a gap below a side wall barrier layer during a self-aligning silicide process. The part comprises a bedding oxidation film which covers a part underlayer and a grid which is formed on the bedding oxidation film. The method comprises the following steps that: after a sacrificial layer TEOS is deposited, the sacrificial layer and the bedding oxidation film covering the part underlayer are etched until the surface of the part underalyer and the grid top part; and during the manufacturing process of the side wall barrier layer of the grid, by utilizing the self-aligning silicide way, the thickness of the oxidation layer which is deposited on the part underlayer which is etched in a wet way is more than or equal to 100 angstroms and is less than 200 angstroms. The method can prevent the gap below the barrier layer during the self-aligning process of silicide.
Owner:SEMICON MFG INT (SHANGHAI) CORP

Solder resist layer manufacturing method, printed circuit board manufacturing method and printed circuit board

The invention discloses a solder resist layer manufacturing method, a printed circuit board manufacturing method and a printed circuit board. The solder resist layer manufacturing method comprises thefollowing steps: step 1, firstly, filling and leveling up a gap between thick copper on the printed circuit board by using printing ink; and step 2, performing solder resist pattern printing on the printed circuit board. The method of firstly filling and then solder resist is adopted. As the height difference between the base material area and the thick copper surface area is large, the lower base material area is firstly filled and leveled up by using solder resist ink, i.e., the height is basically equal to that of the thick copper surface, and then solder resist manufacturing is completedby using whole board ink printing so that the overall flatness of board surface ink is ensured; meanwhile, the etching amount of the ink side wall on the side of the base material area is reduced, thebinding force of the ink and the base material surface is increased, and ink falling can be prevented.
Owner:SHANGHAI MEADVILLE ELECTRONICS

TFT substrate group and manufacturing method therefor

The invention provides a TFT substrate group and a manufacturing method therefor. The TFT substrate group comprises a plurality of TFT substrates and partitioning regions for partitioning the plurality of TFT substrates. The plurality of TFT substrates are provided with metal electrodes, and the interiors of the partitioning regions are provided with metal patterns, wherein the metal patterns and the metal electrodes are arranged at intervals. The metal patterns at a certain proportion are reserved in the interiors of the partitioning regions, thereby reducing the etching area, solving a problem that the etching of the edges of the metal electrodes is not complete, reducing the concentration of copper ion generated during etching, saving the use amount of etching liquid, reducing the production cost, and improving the quality of products. The method employs a shading belt with a pattern, and the shading belt cooperates with a light cover used in a conventional process of metal processing for use. The exposure, developing and etching of a metal layer are carried out, and the metal patterns separated with the metal electrodes are reserved in the partitioning regions. The method can reduce the etching amount of the metal layer in an etching process, thereby reducing the consumption of etching liquid, improving etching efficiency, and reducing the risk of incomplete etching.
Owner:TCL CHINA STAR OPTOELECTRONICS TECH CO LTD

Manufacture method and structure of TFT substrate

The invention provides a manufacture method and structure of a TFT substrate. According to the manufacture method of the TFT substrate, part, placed in a non-TFT area, of an amorphous silicon layer (51) is reserved in certain thickness in the first dry etching process, a back channel (515) is formed in the second dry etching process, the reserved amorphous silicon layer (51) in the non-TFT area, and thus, a grid insulating layer (4) is prevented from damage in the second dry etching process. The quality of the TFT substrate is improved, the risk of quality problems is reduced, the etching amount in the first dry etching process is reduced, the etching time is reduced, the production period is shortened, and the factory capacity is improved. The TFT substrate provided by the invention is simple in structure, the grid insulating layer (4) is complete without damage, and the quality of an LCD can be improved.
Owner:TCL CHINA STAR OPTOELECTRONICS TECH CO LTD

Method for manufacturing semiconductor micro electromechanical structure

The invention discloses a method for manufacturing a semiconductor micro electronmechanical structure, which comprises the steps: firstly, at least one insulation circuit layer internally provided with a micro electronmechanical structure is produced on the upper surface of a silicon substrate, and a sacrifice layer and a blocking layer are sequentially produced on the upper surface of the insulation circuit layer from interior to exterior; secondly, an etching blocking layer is made on the lower backface of the silicon substrate, and deep reactive ion etching or wet etching is carried out to the lower backface of the silicon substrate so as to form a space corresponding to the micro electronmechanical structure; and finally etching is carried out to the insulation circuit layer and the sacrifice layer in sequence to lead the micro electronmechanical structure to be suspended. Therefore, lateral erosion can be effectively avoided, the probability of exposure and damage of the micro electronmechanical structure is low, and the final encapsulation cost can be reduced by being integrated with common integrated circuit packaging technologies.
Owner:MEMSMART SEMICON

Manufacturing method of trench type double-layer gate MOSFET

The invention discloses a manufacturing method of a trench type double-layer gate MOSFET, which comprises the following steps of: forming a plurality of trenches which comprise a plurality of gate trenches and at least one source lead-out trench; forming a bottom dielectric layer and source polysilicon; forming an inter-polycrystalline silicon oxide layer by adopting an HDP CVD deposition and backetching process; forming a gate dielectric layer; performing polycrystalline silicon deposition to form a second polycrystalline silicon layer; etching back the second polycrystalline silicon layer,forming a polycrystalline silicon gate by the second polycrystalline silicon layer filled in the gate trench after etching back, and reserving the remaining second polycrystalline silicon layer on theside surface of the source lead-out trench; carrying out growth of an under-metal dielectric layer, wherein the growth thickness being greater than a target thickness, and the growth thickness of theunder-metal dielectric layer satisfying complete filling of a gap region in the source lead-out trench; carrying out wet etching to reduce the thickness of the metal lower dielectric layer to a target thickness; performing etching to form an opening of the contact hole, and filling metal. The process cost can be reduced, and the product quality can be improved.
Owner:SHANGHAI HUAHONG GRACE SEMICON MFG CORP

Etching solution and etching method of general resistance silicon product

The invention relates to an etching solution for a general resistance silicon product. The etching solution is composed of ammonium bifluoride, potassium nitrate, sulfuric acid, ammonium persulfate, polyethylene glycol, phosphoric acid and a propylene glycol block polyether aqueous solution. According to the characteristics of common resistance silicon products, the traditional etching solution prepared from high-concentration and high-corrosivity hydrofluoric acid, nitric acid, acetic acid and water is improved, a certain amount of HF can be generated according to a certain rate when ammonium bifluoride and sulfuric acid are properly proportioned, and a small amount of potassium nitrate, ammonium persulfate and phosphoric acid are proportioned for etching. The spots or chromatic aberration phenomena generated in incomplete or uneven etching are reduced. The reaction is uniform and mild, the roughness is consistent with that before etching, and the roughness is not increased.
Owner:CHONGQING GENORI IND CO LTD

Method for manufacturing suspension micro electromechanical structure

The invention discloses a method for manufacturing a suspension micro electromechanical structure, which comprises the following steps: firstly, at least one insulation layer internally provided with a metal micro electromechanical structure is formed on the upper surface of a silicon fundus, the micro electromechanical structure comprises at least one microstructure and at least one metal sacrifice structure which are independent with each other, and the metal sacrifice structure is internally provided with metal layers and metal bolt layers connecting the metal layers; secondly, at least one blocking layer is made on the upper surface of the insulation layer; thirdly, at least one etching blocking layer is made on the lower surface of the silicon fundus; fourthly, etching is carried out to the lower surface of the silicon fundus to form a space corresponding to the inner suspension microstructure of the micro electromechanical structure; and finally, etching is carried out to the metal sacrifice structure to form the suspension of the micro electromechanical structure. The invention can effectively avoid the improper erosion of the suspension micro electromechanical structure and the surrounding insulation layer thereof, reduce the exposure rate of the suspension micro electromechanical structure, and reduce the final encapsulation cost by being integrated with common integrated circuit packaging.
Owner:MEMSMART SEMICON

3D memory device and manufacturing method thereof

The invention discloses a 3D memory device and a manufacturing method thereof. The 3D memory device comprises a semiconductor substrate, a gate stack structure, multiple channel columns and a gate isolation structure, wherein the gate stack structure is located on the semiconductor substrate and includes gate conductor layers and interlayer insulation layers which are alternately stacked; the multiple channel columns run through the gate stack structure and is contacted with the semiconductor substrate; the gate isolation structure runs through the gate stack layer to divide a plurality of memory areas and includes a conductive channel and an isolation layer which are formed in a grid line slit, the conductive channel is contacted with the semiconductor substrate, the isolation layer mutually isolates the gate conductor layer from the conductive channel, the grid line slit is disconnected in a predetermined area to form a gap so as to enable the gate conductor layer located in different memory areas to be electrically connected at the gap, the grid line slit includes an end part close to the gap, an extension part and a connecting part used for connecting the end part and the extension part, the channel size of the connecting part close to the end part is less than the channel size thereof close to the extension part so as to limit the cavity volume of the end part, thereby improving the uniformity of the thickness of the isolation layer.
Owner:YANGTZE MEMORY TECH CO LTD

Substrate processing device

Disclosed is a substrate processing device that can directly detect the concentration of a processing liquid, and thus is able to perform independent concentration control mostly without being affected by the temperature of the processing liquid, and is able to accurately perform chemical processing of a substrate. The substrate processing device, which processes by immersing the substrate in the processing liquid comprising a mixture of a chemical and a diluting liquid, is provided with: a processing tank (1) that retains the processing liquid; heating means (2, 3) that heat the processing liquid; a temperature detection means (4) that detects the temperature of the processing liquid; a temperature control means (5) that operates the aforementioned heating means (2, 3) in a manner so that the detected temperature approaches a set temperature; a replenishing means (6) that replenishes the diluting liquid in the processing liquid; a concentration detection means (7) that detects the concentration of the processing liquid by measuring the light absorption characteristics of the processing liquid; and a concentration control means (8) that operates the aforementioned replenishing means (6) in a manner so that the detected concentration approaches a set concentration.
Owner:KURASHIKI BOSEKI KK +1
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products