Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

39results about "Dielectric characteristics" patented technology

Wiring board and method for manufacturing the same

A wiring substrate includes an insulating layer, a pad, and a solder resist layer. The insulating layer has a first surface formed with a first recess portion. The pad is embedded in the first recess portion. The pad includes a second surface and a third surface. The third surface that is located at a lower position than the first surface so as to expose an inner wall surface of the first recess portion. The pad is formed with a second recess portion in a center portion of the third surface. The solder resist layer is provided on the first surface. An adjacent portion of the first surface to a peripheral portion of the first recess portion is smaller in roughness than a region of the first surface peripheral to the adjacent portion of the first surface.
Owner:SHINKO ELECTRIC IND CO LTD

Formulated resin compositions for flood coating electronic circuit assemblies

Electrical circuit assemblies flood coated with polymeric flood coat compositions as described or exemplified herein are provided. The flood coat composition is characterized as having a sufficient gel time and thixotropic index as to substantially cover or encapsulate the electrical circuit assembly as a fixed mass upon cure such that the thickness of the polymeric coating on surfaces horizontal to the assembly is from 20 mils to 75 mils, and the thickness on surfaces vertical to the assembly is from 4 mils to 20 mils. Such flood coated assemblies and devices containing same are advantageous over conventional potting materials or conformal coatings because they require less material thereby reducing weight and cost, and they are able to withstand extreme environmental stresses such as from temperature and / or vibrations.
Owner:ELANTAS PDG

Backplane electronic board and associated electronic control unit

The present invention concerns a backplane electronic board (20) having on inner face (142) suitable for bein g connected to electronic board connectors (12) and an outer face (143) suitable for being connected lo an outer connector (15), the backplane board (20) being characterised in that it has blind holes opening on ihe inner face (142) of some, and holes opening on the outer face (143) of same, the holes being suitable for receiving press-fit connection elements and forming therewith an electrical connection point.
Owner:SAFRAN ELECTRONICS & DEFENSE

Preparation method of PCB (Printed Circuit Board) and PCB

ActiveCN114206025AEliminate signal transmission effectsTo achieve separation and non-conductionDielectric characteristicsElectrical connection printed elementsEngineeringMechanical engineering
The invention discloses a preparation method of a PCB and the PCB, and the method comprises the steps: setting a first hole ring in a preset hole opening region of a specified core board; first water-absorbent resin is arranged on the face, away from the designated core plate, of the first hole ring; sequentially stacking the first core board or the first copper layer, the second water-absorbent resin, the second core board and the specified core board and then laminating to form a multi-layer board; a hole is drilled in a preset hole opening area corresponding to the multi-layer board, and through holes are formed in the multi-layer board; performing chemical copper deposition on the multi-layer board so as to enable the first water-absorbent resin and the second water-absorbent resin to absorb water, depositing a conductive layer on the hole wall of the through hole, and drying the multi-layer board; disconnecting the third conductive section from the second conductive section; or disconnecting the third conductive section from the second conductive section, and disconnecting the first conductive section from the second conductive section. The technical scheme of the invention provides the PCB preparation method capable of completely eliminating the influence of the stub on signal transmission.
Owner:DONGGUAN SHENGYI ELECTRONICS
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products