Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

39 results about "Ge element" patented technology

Method for growing germanium-silicon epitaxial layers

The invention provides a method for epitaxially growing SiGe epitaxial layers. The method is applied to filling the SiGe epitaxial layers in source and drain electrode regions of a PMOS (P-channel metal oxide semiconductor), and reaction gas containing Ge elements and carbonaceous gas are simultaneously filled into a reaction chamber, so that the carbonaceous SiGe epitaxial layers are selectively and epitaxially grown on surfaces of source and drain electrode regions of the surface of a silicon substrate. The method has the advantages that on the premise that contents of Ge elements in the SiGe epitaxial layers are guaranteed, critical thicknesses of the SiGe epitaxial layers are increased, strain relaxation is avoided, and the carrier mobility of the PMOS is improved.
Owner:SEMICON MFG INT (SHANGHAI) CORP

Oxidation-resistant SmCoX-Y(SiaGebSnc)Y high-temperature permanent-magnet material for aeroengine and preparation method thereof

The invention discloses an oxidation-resistant SmCoX-Y(SiaGebSnc)Y high-temperature permanent-magnet material for an aeroengine and a preparation method thereof. The expression formula of the permanent-magnet material is SmCoX-Y(SiaGebSnc)Y, wherein the atom number of X is 5.0-8.5 and the atom number of Y is 0.01-1.90; and a+b+c=1, the atom number of a is 0.20-0.98, the atom number of b is 0.01-0.70 and the atom number of c is 0.01-0.10. In the invention, Si, Ge and Si elements are doped in SmCo7 alloy, and the ratio of three elements (Si, Ge and Sn) is properly adjusted to achieve the purposes of simultaneously stabilizing the structure of TbCu7 and improving the high-temperature oxidation resistant capacity of a magnet. The Si element is doped, so that the formation of a TbCu7 phase canbe promoted and the high-temperature oxidation resistance of the material can be improved; the Ge element is doped, so that the growth of crystal grains in the sintering process can be inhibited; andthe Sn element is doped, so that the sintering temperature can be reduced, the sintering efficiency can be improved and the mechanical performance of the material can be enhanced at the same time.
Owner:BEIHANG UNIV

PMOS transistor and manufacturing method thereof

The invention provides a PMOS transistor and a manufacturing method of the PMOS transistor. When source electrode areas and drain electrode areas of the PMOS transistor are formed, a method that a first stress adjusting layer, a second stress adjusting layer and a stress maintaining layer sequentially grow in an epitaxial mode is adopted. The lattice constant of the first stress adjusting layer and the lattice constant of the second stress adjusting layer gradually increase. When the second stress adjusting layer is formed in an epitaxial mode, an element with the lattice constant larger than that of the Ge element for doping, so that the second stress adjusting layer forms most of the source electrode areas and the drain electrode areas, and larger pressure stress is provided for a channel so that the channel can have higher carrier mobility and work current of a device can be improved; the first stress adjusting layer between the second stress adjusting layer and a substrate serves as a stress buffering layer, and defects caused by too large lattice mismatch between the second stress adjusting layer and the substrate are reduced; a sandwich structure formed by the first stress adjusting layer and the second stress adjusting layer which are spaced is adopted, so that the defects caused by too large lattice mismatch between the second stress adjusting layer and the substrate are further reduced.
Owner:SEMICON MFG INT (SHANGHAI) CORP

Fluorescent ceramic as well as preparation method and application thereof

The invention discloses fluorescent ceramic as well as a preparation method and application thereof. The fluorescent ceramic is selected from at least one of substances with a composition general formula shown in a formula I, and the formula I is Lu<3-x-y>Ce<x>M<y>Al<5-y>Q<y>O12, wherein M represents a first co-doped element, the first co-doped element is selected from at least one of alkaline earth metal elements, Q represents a second co-doped element, the second co-doped element is selected from at least one of a Si element and a Ge element, x is more than or equal to 0.0001 and less than or equal to 0.3, and y is more than or equal to 0 and less than or equal to 2. Charge balance is realized through equivalent common doping of doped M<2+> and Q<4+> ions, so that variable-valence Ce<3+>ions in the fluorescent ceramic are inhibited from being converted into Ce<4+> ions, and the fluorescent ceramic is mostly composed of Ce<3+> light-emitting ions. The fluorescent ceramic has the characteristics of high density, good laser saturation performance, high luminous efficiency and the like, can be used as a key material of a color converter, and has a huge application potential in the field of high-power laser illumination.
Owner:NINGBO INST OF MATERIALS TECH & ENG CHINESE ACADEMY OF SCI

Phase change thin film structure, phase change memory unit, manufacturing method thereof and phase change memory

ActiveCN109935688AWith crystalline resistanceHas polymorphic storageElectrical apparatusHigh resistancePhase-change memory
The invention provides a phase change thin film structure, a phase change memory unit, a manufacturing method thereof and a phase change memory. The phase change thin film structure comprises Cr layers and GexTe100-x layers, wherein 0<x<100, and the Cr layers and the GexTe100-x layers are alternately stacked in turn. The phase change thin film structure disclosed in the invention can continuouslyundergo two phase changes during a temperature rise process; in an early stage of temperature rise, the GexTe100-x layer changes from an amorphous state to a polycrystalline state, and a reversible high-resistance state and low-resistance state change is accompanied; in continuous temperature rise, a Cr2Ge2Te6 layer is formed at the interface between the Cr layer and the GexTe100-x layer, partialCr enters the GexTe100-x layer under interfacial diffusion at high-temperature induction to replace partial Ge elements in the GexTe100-x layer, and a reversible low-resistance state and high-resistance state change is accompanied; and when the temperature rises continuously, high-resistance state GexTe100-x amorphous state can be returned.
Owner:SHANGHAI INST OF MICROSYSTEM & INFORMATION TECH CHINESE ACAD OF SCI

Indium sulfide-based impurity band semiconductor and preparation method and application thereof

The invention relates to a method for constructing an In2S3 impurity band semiconductor. An In2S3 semiconductor serves as an index compound, a Ge element is adopted for doping the In position of the In2S3 semiconductor, and the In2S3 impurity band semiconductor is obtained. Compared with the prior art, according to the In2S3 impurity band semiconductor, In2S3 with the excellent performance is adopted as a substrate material, the VI group element Ge is adopted for doping the In positon of the In2S3 semiconductor, thus a strip of an impurity band is introduced in an index band gap, the electrontransition path is increased, the absorption spectrum is broadened, optical absorption of raw materials is enhanced, thus the In2S3 semiconductor can be directly used as a solar cell adsorption material, and practical significance is achieved for development of solar energy sources; the theoretical calculated absorption spectrum of the In2S3 and Ge doped In2S3 shows that an intrinsic semiconductorhas only one absorbing edge, after the Ge is doped, a novel absorbing edge occurs, and an absorbing curve starts being enhanced significantly in the energy area lower than the band gap. According tothe Ge doped In2S3 semiconductor material, the preparation method is simple, and industrial large-scale production can be achieved.
Owner:SHANGHAI DIANJI UNIV

Ge-containing low-quenching sensitive aluminum alloy

The invention relates to a Ge-containing low-quenching sensitive aluminum alloy. Aluminum alloy is subjected to micro-Ge alloying treatment; based on the characteristic that binding energy of Ge element and vacancy is far more than that of elements of Zn, Mg, Cu and the like and the vacancy is utilized, the Ge element, when solid solution is quenched, is added into the inside of the alloy and is preferentially combined with the vacancy to prevent the diffusion of Zn, Mg, Cu and other solute atoms of the alloy at a low solid solution quenching speed and the precipitation of a coarse second phase; and therefore, the full hardening of the aluminum alloy is improved effectively, the quenching sensitivity of the aluminum alloy is reduced, and a quenching tissue with full solid solution is provided for obtaining dispersion-strengthened phase in subsequent aging. The Ge-containing low-quenching sensitive aluminum alloy can effectively reduce the quenching sensitivity of the aluminum alloy and improves the full hardening of the aluminum alloy, the saturation of the solute atom solid solution of the alloy at the low quenching speed and the mechanical property after the aging treatment. The Ge-containing low-quenching sensitive aluminum alloy provides a reliable aluminum alloy structural material for meeting the needs for large-scale heavy plates and large members in aerospace and other fields.
Owner:CENT SOUTH UNIV

Low quenching sensitive aluminum alloy added with Ag and Ge at same time

The invention discloses a low quenching sensitive aluminum alloy added with Ag and Ge at the same time. The aluminum alloy is subjected to alloying treatment of trace Ag and Ge elements. On the one hand, the Ag and a vacancy have higher binding energy by using the characteristic that the binding energy of the Ge element and the vacancy is far greater than that of elements such as Zn, Mg, Cu and the like and the vacancy, and the Ge and Ag elements added into the alloy are first bond with the vacancy during solid solution quenching so as to prevent the dispersion of solvent atoms of Zn, Mg, Cu and the like in the alloy and the separation of a thick second phase at a low solid solution quenching speed, effectively improve the quenching property of the aluminum alloy, reduce the quenching sensitivity of the aluminum alloy and provide a complete solid solution quenching tissue for obtaining a dispersed strengthening phase for follow-up ageing; and on the other hand, the added Ag can play a role in reinforcement when the Ge is added by using the effect that the Ag can produce solid solution reinforcement and separation promotion in the aluminum alloy. A low quenching sensitive aluminum alloy structural material is provided for large-scale thick plates and large members in aerospace and other fields.
Owner:CENT SOUTH UNIV

Heating electrode material for phase transformation memory and preparing method

The invention relates to a heating electrode material for phase varying memory and the preparing method thereof, where the heating electrode material is a heating electrode material at least containing Ge element whose general formula is one of GexWyN1-x-y, GexTiyN1-x-y, GexWyO1-x-y and GexTiyO1-x-y, where x and y are atomic percents of elements and 0ú“xíœ1, 0íœyú“1, and 0ú“x+yíœ1; the preparing method adopts any one of the processes: sputtering, evaporating, atomic layer deposition, chemical vapour deposition, and metallic organic matter thermal decomposition or laser auxiliary deposition, and as compared with traditional heating electrode materials such as W, TiN, TiON and TiAlN, the Ge-base heating electrode material of the invention has advantages of adhesive property to phase varying material, high resistance, etc, able to raise heating efficiency of devices and reduce device power losses.
Owner:SHANGHAI INST OF MICROSYSTEM & INFORMATION TECH CHINESE ACAD OF SCI

Tin-antimony-selenium chalcogenide glass and preparation method thereof

InactiveCN106746615AExcellent glass forming performanceGood medium and far infrared transmission abilityAs elementChemical Linkage
The invention discloses Sn-Sb-Se chalcogenide glass. The formula of the chalcogenide glass is SnxSbySez, wherein x, y and z respectively represent the mole number of Sn, Sb and Se, x=6-12, y=10-20, and z=68-82. In the microstructure of the chalcogenide glass, the percentage of the bond number of Sn-Se bonds accounting for the total chemical bond number is 16.45-32.67%, the percentage of the bond number of Sb-Se bonds accounting for the total chemical bond number is 20.08-58.37%, and the balance is the percentage of the bond number of Se-Se bonds accounting for the total chemical bond number. The Sn-Sb-Se chalcogenide glass has the advantages that the Sn-Sb-Se chalcogenide glass does not contain toxic As element and expensive Ge element and is simple and practical in preparation method, the forming area of the Sn-Sb-Se chalcogenide glass mainly concentrates on a selenium-rice area, the refractive index of the Sn-Sb-Se chalcogenide glass at a 4-micrometer waveband position is 2.59-2.86, third-order nonlinear refractive index can reach up to 10.15*10<-18>m<2>/W, the Sn-Sb-Se chalcogenide glass is good in mid-infrared and far-infrared transmission capacity and near-infrared transmission capacity, and a foundation is laid for the infrared device design and manufacturing of the Sn-Sb-Se chalcogenide glass and application of the Sn-Sb-Se chalcogenide glass to the optical field.
Owner:NINGBO UNIV

Oxide thin-film, thin-film transistor and preparation method thereof

The invention discloses an oxide thin-film, a thin-film transistor and a preparation method thereof. The invention relates to the technical field of the thin-film transistor. In the thin-film transistor, the chemical general formula of the oxide thin-film of the oxide thin-film channel layer is In-X-Zn-O, wherein X is Si element, Ge element, La element or Y element; a gate electrode is arranged over a substrate; a gate insulation layer is arranged at the gate electrode, and over the portion of the substrate not covered by the gate electrode; the oxide thin-film channel layer is arranged over the gate insulation layer; a source electrode area is arranged at one side of the upper of the oxide thin-film channel layer; and the leakage electrode area is arranged at the side of the upper of the oxide thin-film channel layer. Based on the In-X-Zn-O thin-film transistor, the invention can enhance the inhibiting ability of the oxide thin-film channel layer to the formation of a charge carrier, improves the crystallization temperature of a crystal so as to improve the consistency of element preparation, and weakens the effects of the oxide thin-film channel layer to the threshold voltage, leakage current Ioff and on-off time ratio of the thin-film transistor.
Owner:PEKING UNIV

Method of fabricating pmos devices with embedded sige

A method of fabricating PMOS devices with embedded SiGe is disclosed. Prior to the selective epitaxial growth of SiGe, Ge element is implanted to the source / drain recesses and an annealing process is performed to form a strained SiGe alloy layer. Then, the strained SiGe alloy layer is used as a base layer on which another strained SiGe alloy layer is grown continually by an selective epitaxy process, so as to avoid a direct contact between the epitaxially grown strained SiGe alloy layer and the silicon substrate and reduce the defects formed at the SiGe / Si interfaces. Therefore, the stress can be applied to the PMOS channel regions without causing junction current leakage due to the defects at the SiGe / Si interfaces, which enhances the electrical performance of the PMOS devices. The fabrication method is also compatible with the conventional CMOS process.
Owner:SHANGHAI INTEGRATED CIRCUIT RES & DEV CENT

A kind of indium sulfide-based impurity band semiconductor and its preparation method and application

ActiveCN110422874BIncrease jump pathImprove optical absorptionGallium/indium/thallium compoundsSemiconductor devicesSemiconductor materialsIndium
The present invention relates to a kind of structure In 2 S 3 impurity band semiconductor approach to In 2 S 3 The semiconductor is the parent compound, and the Ge element is used to dope In 2 S 3 In bit of semiconductor, get In 2 S 3 Impurity band semiconductor. Compared with the prior art, the present invention adopts In 2 S 3 As the base material, In is doped with the group IV element Ge 2 S 3 The In site, thus introducing an impurity band in the parent bandgap, increases the transition path of electrons, broadens the absorption spectrum, and enhances the optical absorption of raw materials, so that it can be directly used as solar cell absorption materials, and has a great impact on the development of solar energy. Has practical significance; theoretically calculated In 2 S 3 Doping In with Ge 2 S 3 The absorption spectrum shows that the intrinsic semiconductor has only one absorption edge, and after doping Ge, a new absorption edge appears, and the absorption curve starts to be significantly enhanced in the energy region lower than the band gap; Ge-doped In in the present invention 2 S 3 The preparation method of the semiconductor material is simple, and industrialized mass production can be realized.
Owner:SHANGHAI DIANJI UNIV

MOSFET with SiGe source region and SiGe drain region and forming method of MOSFET

The invention provides an MOSFET with a SiGe source region and a SiGe drain region and a forming method of the MOSFET. The forming method includes the following steps of providing a substrate with a Si layer at the top, forming gate stacking or a fake gate on the upper portion of the substrate, forming openings of the source region and the drain region on the two sides of the gate stacking or the fake gate, exposing the Si layer at the opening positions, and injecting atoms, molecules, ions or plasmas containing Ge elements into the surface layer of the Si layer so that SiGe layers can be formed at the opening positions. According to the forming method of the MOSFET, the MOSFET with the SiGe source region and the SiGe drain region can be formed, the SiGe source region and SiGe drain region are thin, crystalline quality is good, and accordingly the MOSFET has good electrical property, and the method has the advantages of being simple, easy to carry out and low in cost.
Owner:TSINGHUA UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products