Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

7078 results about "Electrical performance" patented technology

Integration of ALD tantalum nitride and alpha-phase tantalum for copper metallization application

A method for forming a metal interconnect on a substrate is provided. The method includes depositing a refractory metal-containing barrier layer having a thickness less than about 20 angstroms on at least a portion of a metal layer by alternately introducing one or more pulses of a metal-containing compound and one or more pulses of a nitrogen-containing compound. The method also includes depositing a seed layer on at least a portion of the barrier layer, and depositing a second metal layer on at least a portion of the seed layer. The barrier layer provides adequate barrier properties and allows the grain growth of the metal layer to continue across the barrier layer into the second metal layer thereby enhancing the electrical performance of the interconnect.
Owner:APPLIED MATERIALS INC

Air gap semiconductor structure with selective cap bilayer

A semiconductor substrate including one or more conductors is provided. A first layer and a second layer are deposited on the top surface of the conductors. A dielectric cap layer is formed over the semiconductor substrate and air gaps are etched into the dielectric layer. The result is a bilayer cap air gap structure with effective electrical performance.
Owner:TESSERA INC

Microstrip arrangement

The invention relates to a microstrip arrangement comprising a first and a second microstrip conductor. The two microstrip conductors have essentially the same dimensions in their longitudinal direction and transverse direction, and are galvanically interconnected by means of at least one connection. The two microstrip conductors also extend essentially parallel to one another on either side of a dielectric material. As a result of this design of the microstrip arrangement, the field losses and also other influences caused by the dielectric material will be very considerably reduced, and in practice a resultant microstrip arrangement is obtained, which, with regard to its electrical performance, appears to be suspended in the air. Preferred embodiments comprise a microstrip antenna, a circuit board and a conductor application.
Owner:HIGHBRIDGE PRINCIPAL STRATEGIES LLC AS COLLATERAL AGENT

Capacitive touch screen with a mesh electrode

An improved touch screen provides enhanced electrical performance and optical quality. The electrodes on the touch screen are made of a mesh of conductors to reduce the overall electrode resistance thereby increasing the electrical performance without sacrificing optical quality. The mesh electrodes comprise a mesh pattern of conductive material with each conductor comprising the mesh having a very small width such that the conductors are essentially invisible to the user of the touch screen.
Owner:OCULAR LCD

Variable Transmission Window System

An electrical control system is disclosed for controlling a plurality of variable transmittance windows. The electrical control system comprises a master control circuit and user input circuits for supplying control signals representing transmittance levels for the variable transmission windows, and a plurality of slave window control circuits coupled to the master control circuit, user input circuits and the variable transmittance windows. Each slave window control circuit controls the transmittance of at least one of the variable transmission windows in response to control signals received from the master control circuit and / or user input circuits. Also disclosed are novel methods for the manufacture of an electrochromic device used in variable transmittance windows. Novel structural features for improving heat transfer away from the windows, shielding the window from external loads, and improving the electrical performance of the windows are also disclosed.
Owner:GENTEX CORP

Extremely stretchable electronics

In embodiments, the present invention may attach at least two isolated electronic components to an elastomeric substrate, and arrange an electrical interconnection between the components in a boustrophedonic pattern interconnecting the two isolated electronic components with the electrical interconnection. The elastomeric substrate may then be stretched such that the components separate relative to one another, where the electrical interconnection maintains substantially identical electrical performance characteristics during stretching, and where the stretching may extend the separation distance between the electrical components to many times that of the unstretched distance.
Owner:MEDIDATA SOLUTIONS

Capacitive touch screen with reduced electrode trace resistance

An improved touch screen has enhanced optical performance and aesthetic quality. The electrodes on the touch screen employ additional fine traces of conductive material to reduce the overall electrode trace resistance to increase electrical performance without sacrificing optical quality. The additional fine traces of conductive material may be placed on the top of the ITO traces or in channels inside the boundaries of the ITO traces. The additional traces preferably run the length of the ITO traces to reduce the resistance in the longer dimension. Further, the additional traces are very small in width such that in the aggregate they cover only a small portion of the ITO electrode trace in lateral dimension to reduce the visibility of the additional traces. The conductive material may also be formed as a plurality of geometric shapes substantially forming a line in the longer dimension of the transparent conductive traces to reduce the visibility of the conductive material.
Owner:OCULAR LCD

Germanium integrated CMOS wafer and method for manufacturing the same

The present invention discloses an integration flow of germanium into a conventional CMOS process, with improvements in performing selective area growth, and implementing electrical contacts to the germanium, in a way that has minimal impact on the preexisting transistor devices. The present invention also provides methods to integrate the germanium without impacting the optical or electrical performance of these devices, except where intended, such as in a germanium photodetector, or germanium waveguide photodetector.
Owner:CISCO TECH INC

Preparation of multi-position doped lithium iron phosphate positive electrode material and application thereof

The invention discloses a preparation method of a multi-place doped lithium iron phosphate anode material and an application thereof, which belong to the technical field of the preparation of electrochemical power materials. The multi-place doped lithium iron phosphate anode material is expressed by the following formula: Li1-xAxFe1-yByP1-zCzO4Ddelta, wherein, at least two of x, y, x and delta can not be expressed zero at the same time. Multi-place doped anode material lithium iron phosphate powder which is used in a secondary lithium-ion battery and has good crystallization performance and even composition is prepared by adopting a solid phase method and a simple mixing and drying process; compared with the method doping in a certain crystal lattice place, the multi-place doped anode material lithium iron phosphate powder has wide doping material source, which can greatly improve the basic capacity and cycling electrical performance of matrix and is applied to a stable industrialized production and non-high-purity materials. The multi-place lithium iron phosphate of the invention is taken as the anode material and is usually used in the secondary lithium-ion battery and the secondary lithium-ion battery is taken as a power source.
Owner:甘肃大象能源科技有限公司

High performance, small form factor connector with common mode impedance control

Techniques for improving electrical performance of a connector. The techniques are compatible with the form factor of a standardized connector, such as an SFP connector or stacked SFP. The resulting connector has reduced insertion loss for high speed signals. Such techniques, which can be used separately or together, include shaping of conductive elements within the connector while still retaining the same mating contact arrangement. Changes may be made at the contact tail portions or in the intermediate portions where engagement to a connector housing occurs. The techniques also include the incorporation of lossy bridging members between conductive elements designated to be ground conductors. For connectors according to the stacked SFP configuration, multiple bridging members may be incorporated at multiple locations within the connector.
Owner:AMPHENOL CORP

High performance, small form factor connector

Techniques for improving electrical performance of a connector. The techniques are compatible with the form factor of a standardized connector, such as an SFP connector or stacked SFP. The resulting connector has reduced insertion loss for high speed signals. Such techniques, which can be used separately or together, include shaping of conductive elements within the connector while still retaining the same mating contact arrangement. Changes may be made at the contact tail portions or in the intermediate portions where engagement to a connector housing occurs. The techniques also include the incorporation of lossy bridging members between conductive elements designated to be ground conductors. For connectors according to the stacked SFP configuration, multiple bridging members may be incorporated at multiple locations within the connector.
Owner:AMPHENOL CORP

Direct connection multi-chip semiconductor element structure

A direct connection multi-chip semiconductor element structure is proposed. A plurality of semiconductor chips are mounted and supported on a metal heat sink, such that heat generated by the chips during operation can be dissipated via the heat sink. A circuit structure is extended from the chips to provide direct electrical extension for the chips and improve the electrical performances. And exposed electrical connection terminals can be formed in the circuit structure extended from the chips to be directly electrically connected to an external electronic device.
Owner:PHOENIX PRECISION TECH CORP

Hybrid glass-sealed electrical connectors

An electrical connector adapted for mounting to an electrical apparatus used in either high pressure or high temperature, or both high temperature and high pressure, applications. A metal body is provided for mounting to the electrical apparatus with at least one conductor for carrying electricity to or from the electrical apparatus extending therethrough and a thermoplastic jacket is applied over the conductors to the end of the metal body that is subjected to either high pressure or high temperature, or both high temperature and high pressure, for sealing around the conductor. An insulative material is interposed between the metal body and the conductor for sealing around the conductor. In addition to providing two independent internal and two independent external seals, the glass-to-metal seal limits cold-flow (creep) of thermoplastic along the pin and through the metal body. This feature effectively eliminates the catastrophic hydraulic failures possible with prior connectors utilizing a pin, metal body, and high temperature thermoplastic. Because of the redundant internal and external seals, the connector provides undistorted electrical performance in the most hostile environments of temperature and pressure.
Owner:RING JOHN H +1

Very low effective dielectric constant interconnect Structures and methods for fabricating the same

A structure incorporates very low dielectric constant (k) insulators with copper wiring to achieve high performance interconnects. The wiring is supported by a relatively durable low k dielectric such as SiLk or SiO2 and a very low k and less robust gap fill dielectric is disposed in the remainder of the structure, so that the structure combines a durable layer for strength with a very low k dielectric for interconnect electrical performance.
Owner:GLOBALFOUNDRIES US INC

High bandwidth connector

An improved open pin field connector is provided for enhanced performance when carrying high speed signals by selective application of one or more techniques for controlling electrical performance parameters. Lossy material may be positioned adjacent to conductive elements of the connector so as to reduce resonance in pairs of conductive elements and / or to provide a desired characteristic impedance for pairs of differential signal conductors. The lossy material may be shaped and positioned to avoid capacitive coupling that might otherwise increase cross talk. In a right angle connector, the lossy material may have a step-wise increase in thickness to provide comparable loss along longer and shorter conductive elements. Conductive elements may be shaped to balance performance characteristics of pairs selected to carry differential signals regardless of orientation along a row or column. Alternatively, conductive elements may have narrowed regions, covered with lossy portions, for reducing resonance while supporting DC signal propagation.
Owner:AMPHENOL CORP

Quad flat no-lead chip carrier

A quad flat no-lead chip carrier for a wire-bonded chip package is provided. The chip carrier comprises a conductive plate, a plurality of conductive columns and a plurality of dielectric walls. A chip is attached to the conductive plate. The conductive plate furthermore has a plurality of columnar through holes distributed around a chip-bonding region. The conductive columns are set up within the columnar through holes. The dielectric walls are set up between the sidewall of the conductive columns and the inner surface of the columnar through holes. The chip is electrically connected to the conductive columns via conductive wires. The bottom end of the conductive columns serves as input / output contacts for connecting with external contacts. The chip carrier is able to increase overall density of the input / output contacts and improve the electrical performance of the chip package.
Owner:VIA TECH INC

High data rate connector system

A connector and circuit board assembly includes terminals in a connector that are mounted to vias in a circuit board. Signal and ground terminals are thus coupled to signal traces and ground planes in the circuit board. Additional pinning vias that are aligned with the ground vias may be provided in a circuit board to help improve electrical performance at the interface between the terminals in the connector and the signal traces in the circuit board. A signal collar may allow pairs of signal traces to be split and routed around two difference sides of a via before rejoining while maintaining close electrical proximity that provides for relatively consistent electrical coupling between the traces in the pair of signal traces.
Owner:MOLEX INC

High speed, high density electrical connector

A broadside coupled connector assembly has two sets of conductors, each separate planes. By providing the same path lengths, there is no skew between the conductors of the differential pair and the impedance of those conductors is identical. The conductor sets are formed by embedding the first set of conductors in an insulated housing having a top surface with channels. The second set of conductors is placed within the channels so that no air gaps form between the two sets of conductors. A second insulated housing is filled over the second set of conductors and into the channels to form a completed wafer. The ends of the first and second sets of conductors and the blades are jogged in both an x- and y-coordinate to reduce crosstalk and improve electrical performance.
Owner:AMPHENOL CORP

Low smoke, fire and water resistant cable coating

ActiveUS20090238957A1Limited smoke characteristicWet electrical performanceFireproof paintsRubber insulatorsMoisture resistanceOxygen
Cable coatings having effective low-smoke emission, fire resistance and moisture resistance provided by a single layer are described. The cable coatings contain an base polymer, a oxygen containing ethylene copolymer, a fire retardant and a synergistic blend of magnesium hydroxide and aluminum hydroxide. Cables coated with the described coatings have improved wet electrical performance, and satisfactory fire performance and smoke characteristics.
Owner:GENERAL CABLE TECH CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products