Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

8183 results about "Lead frame" patented technology

Lead frames are the metal structures inside a chip package that carry signals from the die to the outside. The die inside the package is typically glued to the lead frame, and then bond wires attach the die pads to the leads. In the last stage of the manufacturing process, the lead frame is moulded in a plastic case, and outside of the lead frame is cut-off, separating all leads.

Bendable high flux LED array

A bendable light emitting diode (LED) array in accordance with the present invention includes heat spreaders, dielectric material disposed above each heat spreader, and a bendable electrical interconnection layer disposed above these heat spreaders and electrically insulated from these heat spreaders by the dielectric material. At least one via passes through the dielectric material above each heat spreader, and at least one LED die is disposed above each via. The bendable electrical interconnection layer may be a lead frame comprising metal pathways that electrically interconnect some or all LED dice in series, in parallel, in anti-parallel, or in some combination of these configurations. Each via contains a thermally conductive material in thermal contact with the corresponding heat spreader below it and in thermal contact with the corresponding LED die above it. The LED dice may be thermally and electrically coupled to submounts disposed above corresponding heat spreaders in some embodiments.
Owner:EPISTAR CORP

Leadless image sensor package structure and method for making the same

A leadless image sensor package constructed on a lead frame includes a die pad and a plurality of leads disposed at the periphery of the die pad. A molding compound, disposed on the top surface of the lead frame and being surrounding the die pad on the periphery of the lead frame, fills the clearance between the die pad and the leads and exposes, on the top surface, the die pad and the wire-bonding portion of the leads. Moreover, the lead frame and the molding compound constitute a "chip containing space" with chip set therein. Further, the chip with its back surface attached to the top surface of the die pad makes use of the wires to electrically connect to the bonding pad and the top surface of the wire-bonding portion, thereafter, a transparent lid is used to cap and seal the "chip containing space".
Owner:SILICONWARE PRECISION IND CO LTD

High frequency chip packages with connecting elements

A radio frequency chip package is formed by assembling a connecting element such as a circuit board or flexible circuit tape having chips thereon with a bottom plane element such as a lead frame incorporating a large thermally-conductive plate and leads projecting upwardly from the plane of the plate. The assembly step places the rear surfaces of the chips on the bottom side of the connecting element into proximity with the thermal conductor and joins the conductive traces on the connecting element with the leads. The resulting assembly is encapsulated, leaving terminals at the bottom ends of the leads exposed. The encapsulated assembly may be surface-mounted to a circuit board. The leads provide robust electrical connections between the connecting element and the circuit board.
Owner:TESSERA INC

Wavelength-convertible light emitting diode package

The invention relates to a wavelength-convertible LED package including a package substrate having a lead frame, and an LED mounted on the package substrate and electrically connected to the lead frame. The wavelength-convertible LED package also includes a low refractive index region surrounding the LED, having a first refractive index, and a high refractive index layer formed on the low refractive index region, having a rough pattern on an upper surface thereof and a second refractive index higher than the first refractive index. The wavelength-convertible LED package further includes a resin part containing phosphor for converting the wavelength of light emitted from the LED, having a third refractive index lower than the second refractive index.
Owner:SAMSUNG ELECTRO MECHANICS CO LTD

Electrical connector lead frame

An electrical interconnection system with high speed, differential electrical connectors. The connector is assembled from wafers containing columns of conductive elements, some of which form differential pairs. Each column may include ground conductors adjacent pairs of signal conductors. The ground conductors may be wider than the signal conductors, with ground conductors between adjacent pairs of signal conductors being wider than ground conductors positioned at an end of at least some of the columns. Each of the conductive elements may end in a mating contact portion positioned to engage a complementary contact element in a mating connector. The mating contact portions of the signal conductors in some of the pairs may be rotated relative to the columns. The printed circuit board to which the differential signal connector is mounted may be constructed with elongated antipads around pairs of signal conductors.
Owner:AMPHENOL CORP

Partially patterned lead frames and methods of making and using the same in semiconductor packaging

A method of making a lead frame and a partially patterned lead frame package with near-chip scale packaging lead-count, wherein the method lends itself to better automation of the manufacturing line and improved quality and reliability of the packages produced therefrom. A major portion of the manufacturing process steps is performed with a partially patterned strip of metal formed into a web-like lead frame on one side so that the web-like lead frame is also rigid mechanically and robust thermally to perform without distortion or deformation during the chip-attach and wire bond processes, both at the chip level and the package level. The bottom side of the metal lead frame is patterned to isolate the chip-pad and the wire bond contacts only after the front side, including the chip and wires, is hermetically sealed with an encapsulant. The resultant package being electrically isolated enables strip testing and reliable singulation.
Owner:UNISEM M BERHAD

LED package

A package allowing agile deployment of the location of each LED chip includes a heat slug to secure multiple LED chips, two lead frames, a conducting area extending along the edge of the heat slug, and a non-conductive material that connects the heat slug and the lead frame for those multiple LED chips to connect to the conducting area by means of a gold wire without being subject to the presence of the lead frame.
Owner:LEXTAR ELECTRONICS CORP

Impedance control in electrical connectors

The invention provides a high speed connector wherein differential signal pairs are arranged so as to limit the level of cross talk between adjacent differential signal pairs. The connector comprises lead frame assembly having a pair of overmolded lead frame housings. Each lead frame housing has a respective signal contact extending therethrough. The lead frame housings may be operatively coupled such that the signal contacts form a broadside-coupled differential signal pair. The contacts may be separated by a gap having a gap width that enables insertion loss and cross talk between signal pairs to be limited.
Owner:FCI AMERICAS TECH LLC

Process for fabricating an integrated circuit package

A process for fabricating an integrated circuit package. At least a first side of a leadframe strip is selectively etched to define portions of a die attach pad and at least one row of contacts adjacent the die attach pad. A carrier strip is laminated to the first side of the leadframe strip and a second side of the leadframe strip is selectively etched to thereby define a remainder of the die attach pad and the at least one row of contacts. A semiconductor die is mounted to the die attach pad, on the second side of the leadframe strip and the semiconductor die is wire bonded to ones of the contacts. The second side of the leadframe strip is encapsulating, including the semiconductor die and wire bonds, in a molding material. The carrier strip is removed from the leadframe strip and the integrated circuit package is singulated from a remainder of the leadframe strip.
Owner:UTAC HEADQUARTERS PTE LTD

Semiconductor package exhibiting efficient lead placement

A semiconductor package exhibiting efficient placement of semiconductor leads in a micro lead frame design is provided. An integrated circuit die is bonded to the top surfaces of leads, thereby allowing the leads to partially reside under the die. As a result, surface area on the bottom surface of the semiconductor package is recaptured. The die can be further bonded a die paddle if so desired. One or more channels can be cut into the bottom surface of the package in order to separate first and second leads. Such channels allow separate leads to be fabricated from a single lead member which is subsequently cut.
Owner:AMKOR TECH SINGAPORE HLDG PTE LTD

Current sensor

An integrated circuit current sensor includes a lead frame having at least two leads coupled to provide a current conductor portion, and substrate having a first surface in which is disposed one or more magnetic field transducers, with the first surface being proximate the current conductor portion and a second surface distal from the current conductor portion. In one particular embodiment, the substrate is disposed having the first surface of the substrate above the current conductor portion and the second surface of the substrate above the first surface. In this particular embodiment, the substrate is oriented upside-down in the integrated circuit relative to a conventional orientation. With this arrangement, a current sensor is provided for which the one or more magnetic field transducers are very close to the current conductor portion, resulting in a current sensor having improved sensitivity.
Owner:ALLEGRO MICROSYSTEMS INC

Universal lead frame type of quad flat non-lead package of semiconductor

An universal lead frame type of Quad Flat Non-Lead package of semiconductor comprises a chip, a plurality of leads, a heat sink, and a molding compound. The leads are disposed at the periphery of the chip. The chip has its back surface bonded to the top surface of the heat sink, and the periphery of the top surface of the heat sink has a plurality of projections. The bonding portion at the periphery on the bottom surface of the heat sink is bonded to the top surface of the leads. The protruded portion at the center of the bottom surface of the heat sink is disposed in the opening region such that the bottom surface of the heat sink and the bottom surface of the leads are coplaner. The bonding pads of the chip are electrically connected to the top surface of the leads by a plurality of bonding wires. The molding compound encapsulates the chip, the heat sink, the top surface of the leads, and the bonding wires while exposes the protruded portion of the heat sink.
Owner:SILICONWARE PRECISION IND CO LTD

Multi-sequenced contacts from single lead frame

An electrical connector assembly comprising a housing having an interior chamber defining at least one lead frame plane, and identical sets of non-identical lead frame elements. The lead frame plane has a reference point. The lead frame elements are mounted in the interior chamber and aligned within at least one lead frame plane. The lead frame elements are adjustable along the lead frame plane between multiple levels with respect to the reference point. The multiple mating levels of the lead frame elements are created from only one lead frame. The mating levels are selected by the individual lead frame elements being positioned with respect to the reference point. The electrical connector also comprises N lead frame elements, each of which is adjustable between M mating levels to form X lead frame configurations, wherein X=MN.
Owner:TYCO ELECTRONICS LOGISTICS AG (CH)

Integrated circuit package and process for fabricating the same

A process for fabricating an integrated circuit package includes: selectively etching a leadframe strip to define a die attach pad and at least one row of contact pads; mounting a semiconductor die to one side of the leadframe strip, on the die attach pad; wire bonding the semiconductor die to ones of the contact pads; releasably clamping the leadframe strip in a mold by releasably clamping the contact pads; molding in a molding compound to cover the semiconductor die, the wire bonds and a portion of the contact pads not covered by the clamping; releasing the leadframe strip from the mold; depositing a plurality of external contacts on the one side of the leadframe strip, on the contact pads, such that the external contacts protrude from the molding compound; and singulating to provide the integrated circuit package.
Owner:UTAC HEADQUARTERS PTE LTD

Leadframe with power and ground planes

A leadframe for use in an integrated circuit package is described. The leadframe comprises a plurality of electrically conductive leads, a die attach pad, and an electrically conductive ring or rings formed generally around the circumference of the die attach pad and between the die attach pad and leads. In one embodiment, at least one of the leads is formed integrally with each ring. The die attach pad may also be formed integrally with one or more leads. In another embodiment, the ring or rings are formed so that they are electrically isolated from the die attach pad, and the die attach pad, leads, and ring or rings are all formed in substantially the same plane. In some embodiments, the ring or rings are broken into electrically isolated sections. Each of the ring sections (and die attach pad, if appropriate) may be electrically connected to a voltage source outside the integrated circuit package (e.g., a power supply or ground). The leadframe is formed from a single sheet of material by, for instance, stamping or etching. The leadframe may be used in either ceramic or plastic packages. The leadframe reduces switching noise and crosstalk, allows more flexibility in placement of power and / or ground bond pads on the die, and allows provision of ground and power planes in an integrated circuit package that is thinner than previous integrated circuit packages containing both ground and power planes.
Owner:INTEGRATED DEVICE TECH INC

Design of a wet/wet amplified differential pressure sensor based on silicon piezoresistive technology

The invention provides pressure sensors for use in wet environments. A pressure sensor package according to the invention has a housing having a pair of cavities separated by a wall member. Sequentially contained within one cavity is a conductive elastomeric seal pad, a pressure sensor and an elastomeric media seal. A pressure cap is attached to the housing such that the pressure cap and the housing together form a hermetic seal. The pressure cap has a port for admitting a gas under pressure into the first cavity. A signal amplifier is positioned within the second cavity and a cover encloses the signal amplifier within the second cavity. An electrical connector through the wall member forms an electrical connection between the pressure sensor and the signal amplifier. A lead frame extends through the housing and forms electrical connections with the pressure sensor and the signal amplifier.
Owner:HONEYWELL INT INC

Copper circuit junction substrate and method of producing the same

A highly reliable copper circuit-joined board that, in mounting a semiconductor element, a lead frame or the like on a ceramic substrate, enables the semiconductor element, the lead frame or the like to be strongly joined to the substrate without breaking or deformation of the substrate found in conventional joining methods, such as brazing and joining using a copper / copper oxide eutectic crystal. Any one of an interposing layer comprising a brazing material layer comprising silver and / or copper as a main component and an active metal or an interposing layer having a two-layer structure comprising a first interposing layer comprising the brazing material layer or a high-melting metallizing layer and a second interposing layer, having a melting point of 1000.degree. C. or below, comprising Ni, Fe, Cu as a main component in that order from the substrate side, is formed on a ceramic substrate, and a conductor layer, comprising copper as a main component, which, in both the lengthwise and widthwise directions, is at least 0.05 mm shorter than the interposing layer, is formed on the interposing layer to prepare a copper circuit-joined board. The copper circuit-joined board may comprise the base board having thereon an outer layer comprising Ni as a main component. A semiconductor element is mounted on the copper circuit-joined board to prepare a semiconductor device.
Owner:SUMITOMO ELECTRIC IND LTD

Integrated circuit packaging system with stacking interconnect and method of manufacture thereof

A method of manufacture of an integrated circuit packaging system includes: fabricating a base package substrate; coupling a conductive column lead frame to the base package substrate by: providing a lead frame support, patterning a conductive material on the lead frame support including forming an interconnect securing structure, and coupling the conductive material to the base package substrate; forming a base package body between the base package substrate and the conductive column lead frame; and removing the lead frame support from the conductive column lead frame for exposing the interconnect securing structure from the base package body.
Owner:STATS CHIPPAC LTD

Light emitting device and method for manufacturing the same

A light emitting device, which can be efficiently manufactured and maintain a stable light emitting property for a long period, is provided. The light emitting device comprises a first resin forming body including a periphery that forms a recess to house a light emitting element and a bottom that forms a bottom portion of the recess, and a second resin forming body which covers the light emitting element. The first resin forming body is composed of a thermosetting epoxy resin composite whose essential component is an epoxy resin. The bottom covers surfaces of lead frames excluding mounting regions of the light emitting element and wires. A thickness of the bottom is formed thinner than a thickness from the surface of the lead frames to a leading end of the light emitting element.
Owner:NICHIA CORP

Current sensor

An integrated circuit current sensor includes a lead frame having at least two leads coupled to provide a current conductor portion, and a substrate having a first surface in which is disposed one or more magnetic field sensing elements, with the first surface being proximate to the current conductor portion and a second surface distal from the current conductor portion. In one particular embodiment, the substrate is disposed having the first surface of the substrate above the current conductor portion and the second surface of the substrate above the first surface. In this particular embodiment, the substrate is oriented upside-down in the integrated circuit in a flip-chap arrangement. The current sensor can also include an electromagnetic shield disposed between the current conductor portion and the magnetic field sensing elements.
Owner:ALLEGRO MICROSYSTEMS INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products