Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

1796results about How to "Fast execution" patented technology

Computer trading system method and interface

InactiveUS7720742B1Facilitates user-to-user tradesEasy accessFinanceGraphicsHuman–machine interface
The system and method of the preferred embodiment supports trading of securities over the Internet both on national exchanges and outside the national exchanges. The preferred embodiment supports an improved human interface and a continuous display of real-time stock quotes on the user's computer screen. The ergonomic graphical user interface (GUI) of the preferred embodiment includes several functional benefits in comparison with existing on-line consumer trading systems. In the preferred embodiment, the users are subscribers to a securities trading service offered over the Internet. Preferably, each subscriber to this service is simultaneously connected from his own computer to a first system which provides user-to-user trading capabilities and to a second system which is a broker/dealer system of his/her choice. The system providing the user-to-user trading services preferably includes a root server and a hierarchical network of replicated servers supporting replicated databases. The user-to-user system provides real-time continuously updated stock information and facilitates user-to-user trades that have been approved by the broker/dealer systems with which it interacts. Users of the preferred system can trade securities with other users of the system. As part of this user-to-user trading, a user can accept a buy or sell offer at the terms offered or he can initiate a counteroffer and negotiate a trade.
Owner:UBS BUSINESS SOLUTIONS AG

System and method for processing transaction records suitable for healthcare and other industries

The system of the invention includes an interface processor for receiving transaction data in a first data format identifying transactions concerning financial reimbursement claim information communicated between two entities. The system also includes a transformation processor for converting the received transaction identification data from the first data format to a different second more generic, easily processed and readable second data format thereby allowing for customization and extensibility for different users. The system further includes an indexing processor that uses predetermined information concerning the second data format to identify and extract index information from the re-formatted transaction identification data. The index information is used to locate and retrieve the archived transaction data from a data repository included as part of the system upon user request. The system also includes a storage processor for storing records representing the re-formatted transaction identification data and the associated index information in the data repository. A display processor is also included for initiating display of the re-formatted transaction identification information in the second data format in response to a user command.
Owner:SIEMENS MEDICAL SOLUTIONS HEALTH SERVICES CORPORAT

Method for designing AES (Advanced Encryption Standard) encryption chip based on FPGA (Field Programmable Gate Array) and embedded encryption system

The invention discloses a method for designing an AES (Advanced Encryption Standard) encryption chip based on an FPGA (Field Programmable Gate Array), which is designed for aiming at the requirement of an embedded system. The AES encryption chip not only can be used in a manner of a solid chip but also used in a manner of a software module. Three operation modes of ECB (Electronic Code Book), CBC (Cipher Block Chaining) and CTR (Counter Technical Requirement) are supported simultaneously. All standards of the AES can be encrypted and decrypted. The byte replacement and the key expansion are carried out by using a look-up table optimization algorithm. A column mixed optimization structure is provided. Device resources are saved while the operation speed is ensured. An RAM (Random-Access Memory) can be configured as a cache of information and a key through double ports of the FPGA. A problem for storing a time sequence and data of other devices or equipment and the FPGA is resolved. Safe and reliable communication with an FPGA interface joins CRC (Cyclic Redundancy Check) error detection in a manner of a memory bus. The AES encryption chip has the advantages of high safety, high encryption and decryption speeds, low device resource requirement, low cost and the like. The AES encryption chip can be widely used in information technology industries of intelligent card systems, ATMs (Automatic Teller Machines), wireless local area networks, wireless sensor networks and the like.
Owner:BEIHANG UNIV

Network configuration manager

A policy engine generates configlets that are vendor-neutral, vendor-specific or both, based on a selected target level and a selected device / device group. A translator translates and combines the configlets to form vendor-dependent configuration files. The policy engine generates the configlets using policies associated with the selected target level and its sub-target levels, as defined by a target level hierarchy. A policy includes at least a condition, and an action which the policy engine performs if the condition is true. In performing the action, the policy engine typically writes to at least a partial configlet. A policy may further include a verification clause, which is used to verify a running configuration. Policy dependencies may also be defined such that where a second policy is dependent on a first policy, the second policy must be evaluated after the first policy. This is necessary, where, for example, the first policy generates and stores a value to be used by the second policy. Policies are small programs. A configlet hierarchy is defined, such that a child configlet inherits properties which it does not define from its parent. A mapping function maps infrastructure data in a first format to a second format, so that the second format is recognizable by the policy engine. A loader batches, schedules and loads a configuration file to its intended device. Upon replacing a first device using a first configuration format with a second device using a second configuration format, the first device's configuration is read in or uploaded and reverse-translated into configlets. The configlets are then translated into a configuration formatted for the second device. The system retains device logins and passwords in encrypted format. A user desiring to connect to a device must log in to the system instead. The system in turn logs in or connects to the device and passes information back and forth between the user and the device, as if the user were logged directly into the device.
Owner:INT BUSINESS MASCH CORP

Performance Evaluation System

A computer implemented method and system for concurrently evaluating performance of multiple users in one or more tests provides a performance evaluation platform that is accessible to a client application on each of multiple client devices via a network. The client application manages interaction of the users with the performance evaluation platform via the network. The client application, in communication with the performance evaluation platform, configures an adaptive test environment at each of the client devices of the users based on one or more tests selected by the users. The client application on each of the client devices loads the selected tests from the performance evaluation platform and transmits solution responses to the selected tests acquired from the users to the performance evaluation platform. The performance evaluation platform configures processing elements for concurrently processing the solution responses and concurrently evaluates the performance of the users in the selected tests.
Owner:KONDUR SHANKAR NARAYANA

Apparatus for testing semiconductor integrated circuit

An apparatus for testing a semiconductor integrated circuit has a test circuit board and an ancillary test device. The ancillary test device can test a digital circuit. The ancillary test device has test pattern memory, a test pattern signal generator, and a control section for controlling an operation for the test pattern data selected from among the plurality of test pattern data sets stored in the test pattern memory and an operation for writing the selected test pattern data into the test pattern signal generator. The ancillary test device generates a test input pattern signal on the basis of test pattern data written in the test pattern signal generator and determines a test output pattern signal output from the semiconductor integrated circuit on the basis of the test input pattern signal, thereby testing a digital circuit.
Owner:RENESAS ELECTRONICS CORP

Lane change assist device

A first limiter limits a first target steering angle correspondence value by a first steering angle correspondence value guard which defines the upper limit value of the steering angle correspondence value and is larger than a steering angle correspondence value guard at lane change time and limits a first target steering angular velocity correspondence value by a first steering angular velocity correspondence value guard which defines the upper limit value of the steering angular velocity correspondence value and is larger than a steering angular velocity correspondence value guard at lane change time. An actuator controller for first yaw angle return control which is configured to control an actuator to operate a steering wheel so that steering angle correspondence value becomes a first target steering angle correspondence value and a steering angular velocity correspondence value becomes a first target steering angular velocity correspondence value.
Owner:TOYOTA JIDOSHA KK
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products