Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

49results about How to "Effective stress" patented technology

Mechanical stress crystallization of thermoplastic polymers

A method of crystallizing particles of amorphous thermoplastic polymer particles in a mechanically fluidizing horizontal cylindrical crystallizer so that each particle is crystallized to substantially the same degree without particle agglomeration or stickiness in the crystallizer or the product. The method comprises mechanically fluidizing the particles with fluidizing blades providing mechanical friction, heat, and deformation stress until the stress orients the polymer molecules to form polymer crystals. The method is particularly useful with polyesters, polyester copolymers and low melting blends thereof. A new crystallized polymer composition prepared by the mechanical stress method is disclosed.
Owner:AGRINUTRIENTS TECH GRP INC

Retinoic acid receptor antagonists as chaperone-mediated autophagy modulators and uses thereof

Compounds, compositions and methods are provided for selectively activating chaperone-mediated autophagy (CMA), protecting cells from oxidative stress, proteotoxicity and lipotoxicity, and / or antagonizing activity of retinoic acid receptor alpha (RARα) in subjects in need thereof.
Owner:ALBERT EINSTEIN COLLEGE OF MEDICINE OF YESHIVA UNIV

Semiconductor Structure with Stress-Reducing Buffer Structure

A semiconductor structure comprising a buffer structure and a set of semiconductor layers formed adjacent to a first side of the buffer structure is provided. The buffer structure can have an effective lattice constant and a thickness such that an overall stress in the set of semiconductor layers at room temperature is compressive and is in a range between approximately 0.1 GPa and 2.0 GPa. The buffer structure can be grown using a set of growth parameters selected to achieve the target effective lattice constant a, control stresses present during growth of the buffer structure, and / or control stresses present after the semiconductor structure has cooled.
Owner:SENSOR ELECTRONICS TECH

Chip interconnection packaging method and interconnection packaging structure

The invention provides a chip interconnection packaging method and an interconnection packaging structure, which are suitable for a flexible electronic packaging technology. The chip interconnection packaging method comprises steps: the chip is firstly packaged in a substrate by embedding, a hole is then punched in the substrate to obtain a through hole, and a pad of the chip is exposed; a multi-level step is then printed at the included angle between the hole wall of the through hole and the chip; and a wire is finally printed on the surface of the multi-level step, the wire is respectively connected with the circuit wiring of the substrate and the pad of the chip, and chip inter-layer interconnection is realized. According to the chip interconnection packaging method and the interconnection packaging structure provided in the invention, the multi-level step is then printed at the included angle between the hole wall of the through hole and the chip, wire printing in the through holebecomes simpler and more reliable, instable conductive performance of the wire caused by factors such as the gravity and a bonding force can be avoided, the inter-layer interconnection reliability isimproved, and the electrical connection reliability of the chip interconnection packaging structure is thus improved.
Owner:浙江荷清柔性电子技术有限公司

Tunnel bottom structure and construction method capable of eliminating uplifts of inverted arches of tunnel in area with high ground pressure

The invention relates to the field of tunnel defect rectification technology structures, in particular to a tunnel bottom structure and a construction method capable of eliminating uplifts of invertedarches of a tunnel in an area with high ground pressure. The structure comprises the inverted arches and an over-break back-filling layer; multiple sets of pressure releasing holes are formed in theinterior of the over-break back-filling layer in the transverse direction of the tunnel at intervals in a drilled mode, and each set of the pressure releasing holes comprises the multiple pressure releasing holes which are arranged in the longitudinal direction of the tunnel at intervals; the lower ends of the pressure releasing holes stretch into surrounding rock under the tunnel bottom; multipledrainage ditches arranged in the transverse direction of the tunnel at intervals are formed in the inverted arches, a set of steel pipes are arranged in each drainage ditch, the steel pipes are filled with gravel, and the steel pipes, the over-break back-filling layer and pores in the pressure releasing holes are communicated. According to the tunnel bottom structure, arrangement is orderly, theconstruction process is convenient, fast and compact, and the economical and environmentally-friendly effects are significant; when uplift destruction of the inverted arches generated due to the action of vertically-upward high compression stress needs to be prevented, by means of the method, ground stress can be effectively released, and underground water with high water levels can be effectivelydrained, so that potential safety hazards of late operation of the tunnel are eliminated, and the effect of fundamentally preventing the uplifts of the inverted arches is achieved.
Owner:CCCC SECOND HARBOR ENG

Method for manufacturing a seal ring structure to avoid delamination defect

A method for manufacturing a semiconductor device includes providing a semiconductor substrate, forming a plurality of integrated circuit (IC) devices on the semiconductor substrate, and forming a seal ring structure surrounding each of the IC devices. Forming the seal ring structure includes forming a plurality of interlayer dielectric layers on the semiconductor substrate, and forming a plurality of hollow through-hole structures within each of the interlayer dielectric layers.
Owner:SEMICON MFG INT (SHANGHAI) CORP

Halogen-free flame-retardant thermal-contraction material and method for preparing same

The invention relates to a halogen-free flame-retardant thermal-contraction material and a method for preparing the same, and belongs to the technical field of intelligent materials. The halogen-freeflame-retardant thermal-contraction material and the method have the advantages that an appropriate quantity of ethylene-1-octene copolymers are added into ethylene-vinyl acetate copolymers, equivalently, flexible chains are introduced, accordingly, the toughness and the processability of the halogen-free flame-retardant thermal-contraction material can be improved, and the irradiation dose can beappropriately reduced; the ethylene-vinyl acetate copolymers are combined with maleic anhydride grafted polyethylene, surface hydrophilic groups are easy to act on the surfaces of particles of flameretardants and can be wound around the particles, and accordingly dispersion of the particles in polymer matrixes can be promoted, hydrophobic groups are wound on polymer base materials by the aid ofVan der Waals force or are physically wound on the polymer base materials, accordingly, the polymer matrixes and the ultrafine particles of the flame retardants are connected with one another and are'bridged' with one another, and the interfacial bonding strength can be improved; perfect interfacial tension can be applied to the inorganic flame retardants and the polymer matrixes under 'bridged'effects, accordingly, stress and strain can be effectively transmitted and distributed between two phases by composite material systems, and the performance of composite systems can be improved.
Owner:徐冬
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products