Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

50results about How to "Absorbs stress" patented technology

Method for maintaining solder thickness in flipchip attach packaging processes

A packaging assembly for semiconductor devices and a method for making such packaging is described. The invention provides a non-Pb bump design during a new flip-chip method of packaging. The design uses special conductive materials in a stud form, rather than a solder ball containing Pb. This configuration maintains a desirable solder thickness between the die and the leadframe and forms a high standoff by restricting solder wettabilty on the leadframe side. This configuration also absorbs any stress and protects the die from cracking. The invention also provides methods for making such semiconductor packages.
Owner:SEMICON COMPONENTS IND LLC

Thin-film capacitor

A thin-film capacitor and a method for making the thin-film capacitor having a structure that can prevent vertical stress acting on outer connecting terminals, such as bumps, from concentrating on electrode layers, and capable of easily increasing the equivalent series resistance to a desired value. The thin-film capacitor includes a substrate, a capacitor unit disposed above the substrate and composed of at least one dielectric thin film and two electrode layers, a protective layer covering at least part of the capacitor unit, a lead conductor electrically connected to one of the electrode layers of the capacitor unit, and a bump disposed above the lead conductor. The lead conductor includes a connecting part disposed in an opening in the protective layer and electrically connected to one of the electrode layers of the capacitor unit, and a wiring part extending over the protective layer. The bump is disposed above the wiring part.
Owner:MURATA MFG CO LTD

Moisture resistant photovoltaic devices with elastomeric, polysiloxane protection layer

Improved protection systems for CIGS-based microelectronic devices of the type incorporating electric conductor(s) such as an electronic collection grid. In one aspect, the present invention relates to a photovoltaic device having a light incident surface and a backside surface. The device includes a chalcogenide-containing photovoltaic layer comprising at least one of copper, indium and/or gallium. A transparent conductive layer is interposed between the photovoltaic layer and the light incident surface, wherein the transparent conductive layer is electrically coupled to the photovoltaic layer. An electronic collection grid is electrically coupled to the transparent conductive layer and overlying at least a portion of the transparent conductive layer. An elastomeric structure having a light incident surface, said structure overlying at least portions of the electronic collection grid and the transparent conductive layer in a manner such that the light incident surface of the elastomeric structure is spaced apart from a major portion of the conductor, and wherein the elastomeric structure comprises an elastomeric siloxane polymer having a WVTR of at least 0.1 g/m2-day. An optional protective barrier overlies the elastomeric structure. The protection systems of the invention incorporate elastomers with water vapor transmission rates that are atypically high in the context of CIGS-based devices.
Owner:DOW GLOBAL TECH LLC

Method and apparatus for coupling optical elements to optoelectronic devices for manufacturing optical transceiver modules

InactiveUS6905260B2Absorbs stressHighly precise machinery and adhesiveCoupling light guidesVertical-cavity surface-emitting laserTransceiver
A process is provided for aligning and connecting at least one optical fiber to at least one optoelectronic device so as to couple light between at least one optical fiber and at least one optoelectronic device. One embodiment of this process comprises the following steps: (1) holding at least one optical element close to at least one optoelectronic device, at least one optical element having at least a first end; (2) aligning at least one optical element with at least one optoelectronic device; (3) depositing a first non-opaque material on a first end of at least one optoelectronic device; and (4) bringing the first end of at least one optical element proximate to the first end of at least one optoelectronic device in such a manner that the first non-opaque material contacts the first end of at least one optoelectronic device and the first end of at least one optical element. The optical element may be an optical fiber, and the optoelectronic device may be a vertical cavity surface emitting laser. The first non-opaque material may be a UV optical adhesive that provides an optical path and mechanical stability. In another embodiment of the alignment process, the first end of at least one optical element is brought proximate to the first end of at least one optoelectronic device in such a manner that an interstitial space exists between the first end of at least one optoelectronic device and the first end of at least one optical element.
Owner:SUMITOMO ELECTRIC DEVICE INNOVATIONS U S A
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products