Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

207results about How to "High bonding reliability" patented technology

Wiring board and method of manufacturing the same

A wiring board (package) has a structure in which multiple wiring layers are stacked one on top of another with insulating layers each interposed between corresponding two of the wiring layers, and the wiring layers are connected to each other through vias formed in the insulating layers. In the peripheral region around the chip mounting area of the outermost insulating layer on one of both surfaces of the board, a pad is formed in a bump shape to cover a surface of a portion of the outermost insulating layer, the portion being formed to protrude, and a pad whose surface is exposed from the insulating layer is arranged in the chip mounting area. A chip is flip-chip bonded to the pad of the package, and another package is bonded to the bump shaped pad in a peripheral region around the chip (package-on-package bonding).
Owner:SHINKO ELECTRIC IND CO LTD

Wire bonding method

A wire bonding method with the process of performing a first bonding to a pad of a die that is a first bond point, and the process of performing a second bonding to an interconnect wiring (or a lead) that is a second bond point, thus connecting the pad and the interconnect wiring with a wire. A bump is first formed on a pad, and, in a wire cutting step performed during the step of forming the bump, the wire protruding from the tip end of a capillary is bent in the lateral direction to form a bent part, and then the bent part is bonded to the bump, thus completing the first bonding process; after which the wire is bonded to the interconnect wiring, thus completing the second bonding process.
Owner:SHINKAWA CO LTD

Wind turbine blade

A wind turbine blade comprising an aerodynamic fairing supported along at least a portion of its axial length by a spar (12). The spar comprises at least two spar segments (12) joined end-to-end at an interface (9), each spar segment comprising a shear web (3) with a spar cap (4) on each side. The outer face (6) of each spar cap tapers inwardly towards the interface such that its depth is reduced towards the interface creating a recess on each side of the interface formed by the tapered faces of adjacent spar caps. A respective connection piece (8) is sized to fit into each recess. Each connection piece (8) is sized to fit into each recess. Each connection piece (8) being fixed to the tapered faces of adjacent spar caps to form a double scarf joint.
Owner:BLADE DYNAMICS LTD

Chip package structure

A chip package structure including a substrate, a plurality of electrodes, a chip, and a plurality of bumps is provided. Each of the electrodes has a bottom portion and an annular element, wherein the bottom portion is disposed on the substrate, the annular element is disposed on the bottom portion, and the bottom portion and the annular element define a containing recess. The chip is disposed above the substrate and has an active surface facing the substrate and a plurality of pads disposed on the active surface. The bumps are respectively disposed on the pads and respectively inserted into the containing recesses. The melting point of the electrodes is higher than that of the bumps. A chip package method is also provided.
Owner:IND TECH RES INST
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products