Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

64results about How to "Reduce fabrication cost" patented technology

Etch resist solution, method of fabricating thin film pattern using the same and method of fabricating an LCD device using the same

A method of fabricating a thin film pattern improve the life of a blanket and reduce the cost and improve reliability in forming the thin film pattern. The method includes injecting an etch resist solution into a blanket on a printing roller, wherein the etch resist solution includes a printing solvent that satisfies the condition 6>δsolvent or δsolvent>11, where δsolvent is the solubility parameter of the solvent, or satisfies the condition 6<δsolvent<11 and μ<2(D), where μ is the dipole moment of the solvent; rotating the printing roller to uniformly coat the etch resist solution on the blanket; rolling the printing roller coated with the etch resist solution onto a printing plate to pattern the etch resist solution to thereby form an etch resist pattern; transferring the etch resist pattern from the printing roller to a substrate; hardening the etch resist pattern; and forming a desired thin film pattern on the substrate using the etch resist pattern.
Owner:LG DISPLAY CO LTD

Display device and method for fabricating the same

An inexpensive display device, as well as an electrical apparatus employing the same, can be provided. In the display device in which a pixel section and a driver circuit are included on one and the same insulating surface, the driver circuit includes a decoder 100 and a buffer section 101. The decoder 100 includes a plurality of NAND circuits each including p-channel TFTs 104 to 106 connected to each other in parallel and other p-channel TFTs 107 to 109 connected to each other in series. The buffer section 101 includes a plurality of buffers each including three p-channel TFTs 114 to 116.
Owner:SEMICON ENERGY LAB CO LTD

Enhancement of second-order non-linear optical susceptibilities in organic film materials using non-centrosymmetric nanoparticles

A non-linear optical material comprising a plurality of non-centrosymmetric nanoparticles juxtaposed to non-linear optical (NLO) film at a localized surface Plasmon resonance (LSPR) of the nanoparticles. The LSPR is resonant at a wavelength of an incident light source, wherein a second-order non-linear susceptibility (χ(2)) of the NLO film with respect to the incident light is enhanced by the juxtaposition to the LSPR of the nanoparticles. The non-linear optical material lacks global inversion symmetry.
Owner:VIRGINIA TECH INTPROP INC

Method for manufacturing thin film transistors

A method for manufacturing TFTs is provided. It can be applied to both inverted staggered and co-planar TFT structures. The manufacturing method for the staggered TFT includes the formation of a gate electrode, a gate insulator, an active channel layer, a drain electrode, and a source electrode on a substrate. It emphasizes the use of metal oxides or II-VI compounds semiconductors and low-temperature CBD process to form the active channel layer. In a CBD process, the active channel layers are selectively deposited on the substrates immersed in the solution through controlling solution temperature and PH value. The invention offers the advantages of low deposition temperature, selective deposition, no practical limit of panel size, and low fabrication cost. Its low deposition temperature allows the use of flexible substrates, such as plastic substrates.
Owner:IND TECH RES INST

Overshoot current phase/amplitude control for hard disk drive write current

Devices and methods for generating a magnetic head-specific overshoot current which is combined with an alternating current waveform into a write current used by the magnetic head to store information on a magnetic medium. A processor analyzes the frequency of incoming write data and retrieves from a data table of an overshoot current amplitude and an overshoot current phase. This amplitude and phase information is sent to an overshoot current generator to generate an overshoot current that is responsive to the dynamic impedance properties of a magnetic write head during operation. The data table may have information related to one or many write heads, and the data table may be further subdivided based on additional dynamic characteristics of a write head that may affect the impedance thereof.
Owner:HITACHI GLOBAL STORAGE TECH JAPAN LTD

Organic electroluminescent display device and method of fabricating the same

A method for fabricating an organic electroluminescent display device includes: forming a switching thin film transistor, a driving thin film transistor and an organic electroluminescent diode on a mother substrate having a plurality of unit cell areas; forming a cutting portion in a metal foil having a plurality of unit metal foil areas, the metal foil having a size corresponding to the mother substrate; forming an adhesive layer on the metal foil; attaching the mother substrate and the metal foil such that the adhesive layer contacts the mother substrate; and cutting the mother substrate and the metal foil along the cutting portion.
Owner:LG DISPLAY CO LTD

Integrated library core for embedded passive components and method for forming electronic device thereon

An integrated library core for embedded passive components and a method for forming an electronic device on the library core are provided. An insulating core layer is formed with a plurality of openings penetrating therethrough and with electrically conductive layers on upper and lower surfaces thereof. The openings of the core layer are filled with materials for forming passive components such as resistors and capacitors. This thereby provides an integrated library core on which the electrically conductive layers of the core layer can be desirably patterned to electrically interconnect the passive components, and this library core can be electrically connected to an electronic device such as substrate or printed circuit board to enhance performances of electrical characteristics for the electronic device.
Owner:PHOENIX PRECISION TECH CORP

Source driver and internal data transmission method thereof

A source driver and an internal data transmission method are provided. The present invention employs specially designed switch units and creates specially designed data paths in a source driver, which matches with the driving method for dot invesion and the specially designed pixel array. When the dot inversion driving method is used on a pixel array of a specific design, each output buffer and digital-to-analog converter inside the source driver continuously output voltages of positive polarity and voltages of negative polarity, instead of switching between positive and negative polarities. Consequently, the swing voltages that the source driver outputs can be lowered, the power consumption can also be reduced accordingly, a smaller area is occupied, and the costs are reduced.
Owner:NOVATEK MICROELECTRONICS CORP

Chip scale package and fabrication method thereof

A fabrication method of a chip scale package includes providing electronic components, each having an active surface with electrode pads and an opposite inactive surface, and a hard board with a soft layer disposed thereon; adhering the electronic components to the soft layer via the inactive surfaces thereof; pressing the electronic components such that the soft layer encapsulates the electronic components while exposing the active surfaces thereof; forming a dielectric layer on the active surfaces of the electronic components and the soft layer; and forming a first wiring layer on the dielectric layer and electrically connected to the electrode pads, thereby solving the conventional problems caused by directly attaching a chip on an adhesive film, such as film-softening, encapsulant overflow, warpage, chip deviation and contamination that lead to poor electrical connection between the electrode pads and the wiring layer formed in a subsequent RDL process and even waste product.
Owner:SILICONWARE PRECISION IND CO LTD

Semiconductor device and fabrication method thereof

On a silicon substrate, a first insulation layer, a lower conductive layer, a capacitor-insulator layer, and an upper conductive layer are formed in that order. Then, a first resist pattern is formed, the upper conductive layer is etched to form an upper electrode, and the capacitor-insulator layer is successively etched partway under the same etching condition as that of the upper conductive layer. Next, second resist pattern is formed, the remaining part of the capacitor-insulator layer is etched to form a second insulation layer, and the lower conductive layer is successively etched under the same etching condition as that of the capacitor-insulator layer so as to form a lower electrode and a lower wiring. In this manner, an MiM capacitor element constituted by the upper electrode, a part of the second insulation layer, and the lower electrode can be fabricated.
Owner:RENESAS ELECTRONICS CORP

Active smart antenna system and fabrication method thereof

Disclosed are an active smart antenna system and a method thereof. The system comprises: an antenna for receiving a signal; a low noise amplifier for amplifying a signal received through the antenna so as to minimize a noise generation; and a phase shifter for controlling a phase of the amplified signal. The antenna, the low noise amplifier, and the phase shifter are formed on one high resistance substrate.
Owner:LG ELECTRONICS INC

Semiconductor package and method of fabricating the same

The present invention provides a semiconductor package and a method of fabricating the same, including: placing in a groove of a carrier a semiconductor element having opposing active and non-active surfaces, and side surfaces abutting the active surface and the non-active surface; applying an adhesive material in the groove and around a periphery of the side surfaces of the semiconductor element; forming a dielectric layer on the adhesive material and the active surface of the semiconductor element; forming on the dielectric layer a circuit layer electrically connected to the semiconductor element; and removing a first portion of the carrier below the groove to keep a second portion of the carrier on a side wall of the groove intact for the second portion to function as a supporting member. The present invention does not require formation of a silicon interposer, and therefore the overall cost of a final product is much reduced.
Owner:SILICONWARE PRECISION IND CO LTD

Semiconductor package for memory chips

A semiconductor package includes two substrates each having a plurality of electrical connection pads, at least one chip mounted on each of the substrates, an encapsulation body formed on each of the substrates for encapsulating the chip, and an cover for receiving the substrates and the chips therein. The chip is electrically connected to the electrical connection pads. The electrical connection pads are exposed from the cover and located on the same surface or oppositely arranged. The substrates and the cover each substantially has a rectangular shape, with a longer side of each of the substrates being vertical to a longer side of the cover. The semiconductor package is incorporated with multiple chips to enhance the performance and memory capacity thereof, and the substrates are smaller than those in the prior art and thus are more cost-effective to fabricate.
Owner:SILICONWARE PRECISION IND CO LTD

Display panel

A display panel includes a substrate, a TFT device, a patterned dielectric layer, a patterned metal layer and a bridge line. The TFT device is disposed in a display region. The patterned dielectric layer includes an ILD layer disposed over the TFT device, and a sealant stage disposed in a peripheral region. The patterned metal layer includes a signal line disposed on the ILD layer, and a first connecting line and a second connecting line. The first connecting line is disposed in an inner side of the sealant stage facing the display region, and the first connecting line is electrically connected to the signal line. The second connecting line is disposed in an outer side of the sealant stage opposite to the display region. The bridge line is disposed under the sealant stage, and the first connecting line and the second connecting line are electrically connected through the bridge line.
Owner:AU OPTRONICS CORP

Light amount adjustment apparatus and image pickup apparatus

Disclosed herein is a light amount adjustment apparatus, including: a shutter blade and a filter blade each configured to operate in a predetermined direction to adjust the amount of light transmitted through a lens group; a first magnet configured to drive the shutter blade; a first core and a first coil; a second magnet configured to drive the filter blade; and a second core and a second coil. The filter blade has a control portion for controlling and adjusts the amount of light transmitted through the lens group. The filter blade has at least one hole or one cutaway portion formed at a portion of the filter blade other than the control portion.
Owner:SONY CORP

Photoelectric conversion module

A photoelectric conversion module including a first substrate; a second substrate spaced apart from the first substrate in a first direction; a plurality of photoelectric cells between the first and second substrates, each including an electrolyte; and a sealing member between the first and second substrates, the sealing member surrounding the plurality of photoelectric cells and extending between adjacent photoelectric cells of the plurality of photoelectric cells, wherein the sealing member has at least one electrolyte injecting portion for receiving the electrolyte into the photoelectric cells.
Owner:SAMSUNG SDI CO LTD

Structure for radio-frequency applications

A structure for radiofrequency applications includes: a support substrate of high-resistivity silicon comprising a lower part and an upper part having undergone a p-type doping to a depth D; mesoporous trapping layer of silicon formed in the doped upper part of the support substrate. The depth D is less than 1 micron and the trapping layer has a porosity rate of between 20% and 60%.
Owner:S O I TEC SILICON ON INSULATOR THECHNOLOGIES

Method and device of batch transferring micro components

A method of batch transferring micro components comprising steps of: A. arranging multiple probes in array on a carrying unit and extending multiple columns of the multiple probes out of a bottom of the carrying unit; B. providing a temperature control conduit in the carrying unit into which hot water is fed; C. driving the carrying unit so that the multiple columns of the multiple probes dip an adhesive material; D. feeding cold water into the temperature control conduit; E. moving the carrying unit on micro components and pressing the multiple probes of the carrying unit downward; F. moving the carrying unit onto a substrate and pressing the micro components to desired positions respectively; and G. heating adhesive material again as pressing the micro components and controlling the substrate at a low temperature so that the adhesive material freezes among the micro components and the substrate.
Owner:INNOSERV

Method for fabricating pixel structure

A fabricating method for a pixel structure including following procedures is provided. First, a gate and a gate insulator layer are formed sequentially on a substrate. Next, a semiconductor layer, a conductive layer and a photosensitive black matrix having a color filter containing opening are sequentially formed on the gate insulator layer. The photosensitive black matrix includes a first portion and a second portion. A thickness of the first portion is smaller than that of the second portion. A channel, a source and a drain are formed simultaneously using the photosensitive black matrix as a mask. A passivation is formed on the substrate, and a color filer layer is formed within the color filter containing opening via an inkjet printing process and a dielectric layer is formed thereon. Next, a patterning process is applied to expose the drain. Ultimately, a pixel electrode connected to the drain is formed.
Owner:AU OPTRONICS CORP

Apparatus for transferring monitor signals in photo-transfer system

An apparatus for transferring monitor signals, which apparatus receives a primary signal, and a secondary signal for monitoring a wavelength, and outputs the primary signal and the modulated secondary signal. The apparatus includes an optical coupler to which the primary signal is input, a first optical branching filter optically connected to a signal output terminal, a first optical amplifier optically connected in series between the optical coupler and the first optical branching filter, and a first optical band-pass filter optically connected in series between the optical coupler and the first optical branching filter, but optically connected in parallel with the first optical amplifier. The primary signal is input into the optical coupler and output from the signal output terminal through the first optical amplifier and the first optical branching filter. The primary signal is divided into two parts by the first optical branching filter, and one of the two parts is input again into the first optical amplifier through the first optical band-pass filter and the optical coupler. The apparatus makes it possible to generate a monitor signal without employing a laser module.
Owner:NEC CORP

Semiconductor device and manufacturing method for the same

A semiconductor device according to the present invention comprises an electrode pad electrically conducted to an electric circuit formed on an element-formed surface of a silicon wafer; a wiring pattern re-wired by being electrically conducted to the electrode pad; and an oxide film formed on a surface of the wiring pattern, the oxide film being formed by subjecting the wiring pattern to oxidization. With the provision of oxide film, the semiconductor device prevents a decrease in reliability in terms of electric characteristic or the like, and also achieves reduction in fabrication cost compared to a conventional semiconductor device.
Owner:SHARP KK

Test method of liquid crystal display panel

A test method of a liquid crystal display panel is provided. The liquid crystal display panel includes a plurality of pixels and a testing pad. The pixels are disposed at intersections between a first, a second, and a third data lines and a plurality of scan lines. In the test method, each of the scan lines is driven to connect liquid crystal capacitors of the pixels to the first, the second, and the third data lines. A first and a second test voltages are respectively supplied to the first and the second data lines, wherein the first test voltage is not equal to the second test voltage. The first data line is floated. The floated first data line is measured through the testing pad to determine whether the liquid crystal capacitors of the pixels electrically connected to the first and the second data lines are electrically connected with each other.
Owner:HIMAX DISPLAY INC

Chip package and method of fabricating the same

A method of fabricating a chip package is provided. A thin metal plate having a first protrusion part, a second protrusion part and a plurality of third protrusion parts are provided. A chip is disposed on the thin metal plate, and a plurality of bonding wires for electrically connecting the chip to the second protrusion part and the second protrusion part to the third protrusion parts is formed. An upper encapsulant and a lower encapsulant are formed on the upper surface and the lower surface of the thin metal plate respectively. The lower encapsulant has a plurality of recesses for exposing a portion of the thin metal plate at locations where the first protrusion part, the second protrusion part and the third protrusion parts are connected to one another. Finally, the thin metal plate is etched by using the lower encapsulant as an etching mask.
Owner:CHIPMOS TECH INC

Magnetic element with multiple air gaps

A magnetic element includes a first magnetic core, a second magnetic core, an intermediate magnetic core, a first winding coil, and a second winding coil. The intermediate magnetic core is arranged between the first magnetic core and the second magnetic core. After the first magnetic core and the intermediate magnetic core are coupled with each other, a first winding space and a first air gap are defined. After the second magnetic core and the intermediate magnetic core are coupled with each other, a second winding space and a second air gap are defined. The first winding coil is disposed within the first winding space and arranged around the first air gap. The second winding coil is disposed within the second winding space and arranged around the second air gap. The first winding coil and the second winding coil are connected with each other in series.
Owner:DELTA ELECTRONICS INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products