Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

43results about How to "Large film thickness" patented technology

Group-iii nitride light-emitting device and method for manufacturing group-iii nitride based semiconductor light-emitting device

A group-III nitride light-emitting device is provided. An active layer having a quantum well structure is grown on a basal plane of a gallium nitride based semiconductor region. The quantum well structure is formed in such a way as to have an emission peak wavelength of 410 nm or more. The thickness of a well layer is 4 nm or more, and 10 nm or less. The well layer is composed of InXGa1-XN (0.15≦X<1, where X is a strained composition). The basal plane of the gallium nitride based semiconductor region is inclined at an inclination angle within the range of 15 degrees or more, and 85 degrees or less with reference to a {0001} plane or a {000-1} plane of a hexagonal system group III nitride. The basal plane in this range is a semipolar plane.
Owner:SUMITOMO ELECTRIC IND LTD

Field emission display

A display having hot electron type electron sources displaying an image by a line sequential scanning scheme is provided to prevent poor brightness uniformity along scan lines. The hot electron type electron source is provided with a top electrode bus line serving as a scan line and a bottom electrode bus line serving as a data line. The top electrode bus line has a sheet resistance lower than that of the bottom electrode. The wire sheet resistance of the scam line can be reduced to several m / square. When forming a 40 inch large screen FED using the hot electron type electron sources, a voltage drop amount produced in the scan line can be suppressed below an allowable range. As a result, high quality image without poor brightness uniformity can be obtained.
Owner:HITACHI LTD

Organic light-emitting panel, manufacturing method thereof, and organic display device

A pixel in the panel includes sub-pixels 100a, 100b, and 100c. Non-light-emitting cells 100d and 100e are provided between the pixel and adjacent pixels on both sides thereof, respectively. The organic light-emitting layer of sub-pixel 100a and non-light-emitting cell 100d are separated by bank 105a. Similarly, the organic light-emitting layer of sub-pixel 100c and non-light-emitting cell 100e are separated by bank 105d; the organic light-emitting layers of sub-pixels 100a and 100b are separated by bank 105b; and the organic light-emitting layers of sub-pixels 100b and 100c are separated by bank 105c. Inclination angle θaa of sidewall 105aa of bank 105a adjacent to sib-pixel 100a and inclination angle θdc of sidewall 105dc of bank 105d adjacent to sib-pixel 100c are larger than other inclination angles θba, θbb, θcb, and θcc.
Owner:JOLED INC

Surface acoustic wave device and method of manufacturing the same

ActiveUS20060273687A1Suppress electromigrationSuppress stress migrationPiezoelectric/electrostriction/magnetostriction machinesImpedence networksResonanceParallel resonance
First base layers made of TiN or TiOxNy (where, 0<x<0.2, x+y=1) and second base layers made of Cr are provided between interdigital transducer portions and a piezoelectric substrate, and accordingly, it is possible to prevent voids from being generated in the interdigital transducer portions, which improves a power resistance of the surface acoustic wave device. In addition, since it is possible to prevent the voids from being generated in the interdigital transducer portions, it is possible to suppress the resistance of the interdigital transducer portions from increasing, which can reduce the loss of power. In addition, it is also possible to reduce the variations in a serial resonance frequency and a parallel resonance frequency.
Owner:QORVO US INC

Metal Oxide Particle-Containing Polysiloxane Composition and Method for Producing Same

The metal oxide fine particle-containing polysiloxane composition of the present invention is obtained by mixing (A) metal oxide fine particles with (B1) polyfunctional polysiloxane obtained by allowing alkoxy-terminated polyfunctional polysiloxane (b1) represented by the following average compositional formula (1): R1aSiOb(OR2)c (1) (wherein R1 is a hydrogen atom or a monovalent hydrocarbon group having no oxyalkylene group, R2 is an alkyl group, a is more than 0 but less than 2, b is more than 0 but less than 2, c is more than 0 but less than 4, and a+b×2+c=4) and having a weight-average molecular weight of not less than 3,000 but not more than 100,000 and hydroxy-terminated hydroxy-terminated polydimethylsiloxane (b2) having a weight-average molecular weight of not less than 2,000 but not more than 100,000 to undergo dealcoholization reaction in a specific ratio, in an organic solvent in the presence of a basic compound, an acidic compound or a metal chelate compound and thereby dispersing the metal oxide fine particles (A) in the organic solvent.
Owner:JSR CORPORATIOON

Method of manufacturing thin film transistor, thin film transistor, and display unit

InactiveUS20080142800A1Reduce etching residueOn-current is loweredTransistorSolid-state devicesPhotothermal conversionCrystalline silicon
A method of manufacturing a thin film transistor capable of inhibiting the characteristics variation of the thin film transistor without deteriorating the characteristics thereof is provided. A crystalline silicon film is formed by indirect heat treatment through a photothermal conversion layer and a buffer layer. By patterning the buffer layer and an insulating film, a channel protective film is selectively formed in a region corresponding to a channel region on the crystalline silicon film. Further, when an n+ silicon film and a metal layer are selectively removed, the channel protective film functions as an etching stopper. When the crystalline silicon film is formed, heat is uniformly supplied. Further, in etching, the channel region of the crystalline silicon film is protected.
Owner:SONY CORP

Method For Manufacturing Soi Wafer and Soi Wafer

The present invention provides a method for manufacturing an SOI wafer in which a thickness of an SOI layer is increased by growing an epitaxial layer on the SOI layer of the SOI wafer having an oxide film and the SOI layer formed on a base wafer, wherein the epitaxial growth is performed in such a manner that a reflectivity of a surface of the SOI wafer on which the epitaxial layer is grown in a wavelength region of a heating light at the start of the epitaxial growth falls within the range of 30% to 80%. As a result, in the method for manufacturing the SOI wafer in which a thickness of the SOI layer is increased by growing the epitaxial layer on the SOI layer of the SOI wafer having the oxide film and the SOI layer formed on the base wafer, a method for manufacturing a high-quality SOI wafer with less slip dislocation and others is provided.
Owner:SHIN-ETSU HANDOTAI CO LTD

Method for Manufacturing Epitaxial Wafer and Epitaxial Wafer

The present invention provides a method for manufacturing an epitaxial wafer by supplying a raw material gas onto a silicon wafer to perform vapor-phase growth of an epitaxial layer, wherein a thickness of the epitaxial layer that is formed at a peripheral portion of the silicon wafer is controlled by controlling a growth rate and / or a growth temperature of the epitaxial layer that is subjected to vapor-phase growth. As a result, there is provided the method that enables manufacturing an epitaxial wafer having a small roll-off value by controlling a thickness of an epitaxial layer near the outermost periphery at the time of epitaxial growth.
Owner:SHIN-ETSU HANDOTAI CO LTD

Semiconductor device

The semiconductor device 100 comprises a silicon substrate 102, an N-type MOSFET 118 including a first high dielectric constant film 111 and a polycrystalline silicon film 114 formed on the silicon substrate 102, and a P-type MOSFET 120 including a second high dielectric constant film 112 and a polycrystalline silicon film 114 juxtaposed to N-type MOSFET 118 on the silicon substrate 102. The second high dielectric constant film 112 is formed to have the film thickness thinner than the film thickness of the first high dielectric constant film 111. The first high dielectric constant film 111 and the second high dielectric constant film 112 contains one or more element(s) selected from a group consisting of Hf and Zr.
Owner:RENESAS ELECTRONICS CORP

Method for manufacturing semiconductor device

A lower barrier layer made of tantalum nitride having a thickness of approximately 25 nm is deposited by sputtering on a fourth insulating film inclusive of the sidewall surfaces and the bottom surfaces of a via hole and an upper-interconnect-forming groove. The sputtering is performed under the conditions where approximately 10 kW of DC source power is applied to a target. Thereafter, the DC source power is reduced to approximately 2 kW, and approximately 200 W of RF power is applied to a semiconductor substrate. Here, the lower barrier layer is subjected to a sputter-etching process employing argon gas at an etching amount of approximately 5 nm, so that a part of the lower barrier layer deposited on the bottom surface of the via hole is at least partially deposited on the lower part of the sidewall surface of the via hole.
Owner:PANNOVA SEMIC

Photosensitive resin composition, and pattern formation method using the same

A photosensitive resin composition is provided that is highly safe, provides a coating film having superior uniformity, can improve the curing density of the cured resin pattern, and is capable of forming a micro resist pattern having a large film thickness and a high aspect ratio with high sensitivity and high resolving ability. According to a photosensitive resin composition including, in addition to an onium fluorinated alkyl fluorophosphate based cation polymerization initiator having a specific structure, a specified solvent or a specified sensitizing agent as essential components, a coating film having superior uniformity, can improve the curing density of the cured resin pattern, and also is capable of forming a micro resist pattern having a large film thickness and a high aspect ratio with high sensitivity and high resolving ability.
Owner:TOKYO OHKA KOGYO CO LTD

Semiconductor device and method for manufacturing thereof

A semiconductor device includes bit lines provided in a semiconductor substrate; an ONO film that is provided along the surface of the semiconductor substrate and is made of a tunnel oxide film, a trap layer, and a top oxide film; and an oxide film that is provided on the surface of the semiconductor substrate in the middle between the bit lines and contacts the side face of the ONO film, in which the film thickness of the oxide film is larger than the sum of the thicknesses of the tunnel oxide film and the top oxide film, and smaller than the thickness of the ONO film.
Owner:LONGITUDE FLASH MEMORY SOLUTIONS LTD

Sonos device with insulating storage layer and p-n junction isolation

The present invention provides a semiconductor device and a method for manufacturing thereof. The semiconductor device includes bit lines disposed in a semiconductor substrate, a first ONO disposed between the bit lines on the semiconductor substrate, and a second ONO film disposed on each of the bit lines. The film thickness of a first silicon nitride film in the first ONO film is larger than the film thickness of a second silicon nitride film in the second ONO film.
Owner:MONTEREY RES LLC

Magnetic recording medium

A magnetic recording material is provided which has high medium S / N, and provides excellent overwriting characteristic, excellent thermal fluctuation and sufficient stability against thermal fluctuation. In one embodiment, a first underlayer comprising one of alloys of a Ti—Co alloy, a Ti—Co—Ni alloy, and an Ni—Ta alloy, a second underlayer comprising a W—Co alloy or Ta, and a third underlayer of a body-centered cubic structure comprising a Cr—Ti—B alloy or a Cr—Ti alloy are disposed over a substrate. A first magnetic layer comprising a Co—Cr—B alloy or a Co—Cr—Ta alloy, a second magnetic layer comprising a Co—Cr—Pt—B—Ta alloy, a third magnetic layer comprising a Co—Cr—Pt—B alloy, and a protective film are disposed further thereover. An intermediate region (Th) is disposed between the second magnetic layer and the third magnetic layer, the intermediate region having a higher oxygen concentration than those of the magnetic layers.
Owner:HITACHI GLOBAL STORAGE TECH NETHERLANDS BV

Method for producing multilayer printed wiring board, multilayer printed wiring board, and electronic device

A plating resist film 2 is formed on a wiring board substrate 1 as a core material of a multilayer printed wiring board, then a through-hole 3 is formed, and through-hole conductor 4 is formed along the wall surface of the through-hole 3 and the through-hole surface of the plating resist film 2, so that protrusion portion 4a is formed in the through-hole conductor 4. The plating resist film 2 is then stripped off and a panel plating layer 5 is formed on the surface of the wiring board substrate 1 and the through-hole conductor 4 so that the through-hole 4 and the panel plating layer 5 are connected with the protrusion 4a coated, and thus the connection area can be increased.
Owner:SHARP KK
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Eureka Blog
Learn More
PatSnap group products