Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

35results about How to "Maximize bandwidth" patented technology

Voice adaptive gateway pacing methods and systems for wireless multi-hop networks

In accordance with aspects of the present principles, the quality of voice traffic and bandwidth utilization for data communication over a wireless multi-hop network may be improved. In an implementation of the present principles, a data packet transmission rate over a wireless multi-hop network may be controlled at an interface between the multi-hop network and a wired network based on a voice packet quality measure calculated from network parameters. Voice and data traffic quality and efficiency may be further improved by reordering a packet transmission queue at the interface to avoid timeout and / or varying a packet queue length at the interface using an acknowledgement window transmitted to a data packet sender.
Owner:NEC CORP

High-speed contactor interconnect with circuitry

Disclosed is a contactor interconnect in an integrated circuit device test fixture comprises a plurality of contactor pins enabled to provide electrical contact with the contact points of an integrated circuit device, the contactor pins being mounted in the test fixture; and an electrical circuit coupled to two or more of the contactor pins of the test fixture, wherein the electrical circuit is isolated from other contactor pins of the plurality of contactor pins and wherein the electrical circuit is coupled to the two or more contactor pins by an electronically direct pathway.
Owner:XILINX INC

MiniMAC implementation of a distributed cable modem termination system (CMTS) architecture

A miniMAC implementation of a distributed CMTS in a hybrid fiber/coaxial (HFC) plant. The distributed CMTS comprises at least one network layer, at least one media access layer, and one or more physical layers. The at least one media access layer includes one or more miniMAC layers. The one or more miniMAC layers are remotely located from a remaining part of the at least one media access layer. The at least one network layer, the remaining part of the at least one media access layer, the one or more miniMAC layers, and the one or more physical layers each function as separate modules, enabling each layer to be in separate component locations of the HFC plant, yet having the at least one network layer connected to the remaining part of the at least one media access layer, the at least one media access layer connected to each of the one or more miniMAC layers, and each of the one or more physical layers connected to each of the one or more miniMAC layers. The one or more miniMAC layers are located in close proximity to the one or more physical layers in the HFC plant. The one or more miniMAC layers convert digital bit streams into packets and maintain timing constraints between the one or more miniMAC layers and the one or more physical layers.
Owner:AVAGO TECH INT SALES PTE LTD

Multi-Channel Optical Communication

An optical fiber communications apparatus comprises a housing provided with a motherboard and with a support defining plurality of card receptors. A plurality of modular cards (12, 13) are provided, each of which is engageable with the motherboard via one of the card receptors. A optical card (12) includes an optical transceiver (20) for communication using a digital, optical communications signal over a single optical fiber link (17). Each modular card (12, 13) is provided with a plurality of circuit sub-assemblies (16), each circuit sub-assembly being configured for digital communication with a respective local audio, video or data electronic device via a respective connector using a respective electronic information-carrying signal. Each circuit sub-assembly (16) is configured for communication of an audio, video or data information-carrying signal with the transceiver using the digital, optical communications signal. A processor having operating instructions is provided for ascertaining the number of modular cards engaged with the motherboard and the number of circuit sub-assemblies on each of the modular cards, and for assigning time slots for the individual information-carrying signals of the circuit sub-assemblies, thereby controlling transmission of communications between the optical transceiver and the circuit sub-assemblies, and time division multiplexing those communications over the single optical fiber link to communicate a predetermined combination of audio, video and data channels multiplexed onto a single optical channel carried by the optical fiber link. A further aspect of the invention relates to controlling the power of a signal RF input into a light source used for optical communication. The power may be regulated according to a determined noise and/or distortion of a signal RF input to the amplifier or may be varied so that it lies in a predetermined range.
Owner:EMCORE INC

Wide-Bandwidth Linear Regulator

A linear regulator and a method of regulating a supply voltage are provided. Embodiments include a linear regulator with a first feedback loop and a second feedback loop. The first feedback loop is characterized by a first bandwidth and a first gain. The first feedback loop includes a first amplifier characterized by an output impedance which is significantly reduced in order to maximize the bandwidth of the first feedback loop when driving the capacitance of a control input of a series pass element. The second feedback loop is characterized by a second bandwidth and a second gain. The second feedback loop includes a second amplifier that controls the current in the first amplifier in the first feedback loop.
Owner:IBM CORP

Data packet sending rate processing method and system

The embodiment of the invention provides a data packet sending rate processing method and system, and the method comprises: a sending end sending a data packet to a receiving end according to an initial sending rate, and the initial sending rate comprises a first number of data packets sent in a unit time; the sending end receiving a second number of response messages which are returned by the receiving end and carry the data packets received by the receiving end, and judges whether the second number is equal to the first number or not; when the second number is equal to the first number, thesending end linearly increases the initial sending rate to obtain a first sending rate until the first sending rate meets a first requirement; when the second number is smaller than the first number or the first sending rate meets the first requirement, the sending end exponentially reduces the initial sending rate or the first sending rate to obtain a second sending rate until the second sendingrate meets the second requirement. According to the embodiment of the invention, the data packet sent to the receiving end by the sending end is prevented from being lost, and the bandwidth of the articulated naturality web link is utilized as much as possible.
Owner:VISIONVERA INFORMATION TECH CO LTD

Fibre-optical with high wide-band and manufacturing method thereof

This invention relates to a novel protein, termed INSP152, herein identified as a secreted protein, in particular, as a MAM domain containing protein and to the use of this protein and nucleic acid sequence from the encoding gene in the diagnosis, prevention and treatment.
Owner:STERLITE OPTICAL TECH

Transmission slot allocation method and map for virtual tunnels in a transmission line

In accordance with one embodiment of the present invention, a map of transmission slots for a port of a network element includes a plurality of hierarchical sets of port transmission slots. The hierarchical sets include a plurality of parent sets. Each parent set has its port transmission slots divided between a plurality of child sets. The child sets include interleaved port transmission slots.
Owner:FUJITSU LTD

Data management device for supporting high speed artificial neural network operation by using data caching based on data locality of artificial neural network

Disclosed is a data cache or data management device for caching data between at least one processor and at least one memory, and supporting an artificial neural network (ANN) operation executed by the at least one processor. The data cache device or the data management device can comprise an internal controller for predicting the next data operation request on the basis of ANN data locality of the ANN operation. The internal controller monitors data operation requests associated with the ANN operation from among data operation requests actually made between the at least one processor and the at least one memory, thereby extracting the ANN data locality of the ANN operation.
Owner:DEEPX CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products