Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

48results about How to "Avoid Particle Contamination" patented technology

Method and system for source switching and in-situ plasma bonding

ActiveUS20060030167A1Enhanced yieldEnhances process quality and device yieldElectric discharge tubesSemiconductor/solid-state device manufacturingPlasma treatmentEngineering
A system for in-situ plasma treatment. The system has a processing chamber, e.g., plasma chamber. The system has a first susceptor coupled within the chamber and a second susceptor facing the first susceptor and being within the chamber. The system has one or more power sources. Preferably, a first power source is characterized by a first frequency. The first power source is coupled to the first susceptor and the second susceptor. A second power source is characterized by a second frequency. The second power source is coupled to the first susceptor and the second susceptor. A switching device is coupled to the first power source and is coupled the second power source. The switching device is configured to selectively apply the first frequency to the first susceptor while the second frequency is applied to the second susceptor and is alternatively configured to selectively apply the first frequency to the second susceptor while the second frequency is applied to the first susceptor.
Owner:SILICON GENERAL CORPORATION

Method for image sensor protection

The method of forming image sensor protection comprises attaching a glass on a tape and scribing the glass with lines to define cover zones on the glass, the glass is then break by a rubber puncher followed by forming glue on the edge of the cover zones. The glass is bonded on a wafer with an image sensor to align the cover zones to a micron lens area of the image sensor, and then the tape is removed from the wafer, thereby forming glass with cover zones on the image sensor.
Owner:ADVANCED CHIP ENG TECH

Gas shower structure and substrate processing apparatus

Screws 4 are inserted from a bottom surface of a ceiling plate 32 and screwed to a base plate 31, and the ceiling plate 32 and the base plate 31 are press-connected to each other by an elastic restoring force of an elastic member 51 interposed between a head of the screw 4 and the ceiling plate 32. A gap is formed between the head and the ceiling plate 32. Further, a periphery of the head is covered with a cover via a ring-shaped elastic member 52. In another embodiment, a periphery of a base plate 31 is protruded from a periphery of a ceiling plate 32, and the protruded portion of the base plate 31 and a ring-shaped clamp positioned at an outer side of the ceiling plate 32 are joined by screws. Here, an elastic member is interposed between the clamp and the ceiling plate 32.
Owner:TOKYO ELECTRON LTD

Nanostructured titania coated titanium

A ball valve for use in the pressure acid leaching of nickel ores is disclosed. The valve has a valve body and a ball centrally positioned in the valve body, which has a central passage rotatable in the valve body between open and closed positions. At least one seat is disposed between the ball and the valve body. The ball and seat each comprise a titanium substrate and an ultrafine or nanostructured titania coating. The titania can include from 5 to 45 volume percent of a second phase material that is immiscible with the titania and exhibits corrosion resistance.
Owner:MOGAS IND +1

Edge-trimmed composite back sealing layer structure used for silicon wafer, and manufacturing method thereof

The invention discloses an edge-trimmed composite back sealing layer structure used for a silicon wafer. The edge-trimmed composite back sealing layer structure comprises a polysilicon back sealing layer and a silicon dioxide back sealing layer, wherein the polysilicon back sealing layer covers the back surface, back surface bevel edge regions and fringe regions of the silicon wafer; the silicon dioxide back sealing layer covers the polysilicon back sealing layer and is positioned on the back surface of the silicon wafer. According to the edge-trimmed composite back sealing layer structure used for the silicon wafer, only monocrystal silicon serving as a body material is left on the front surface bevel edge of the silicon wafer, and the front surface bevel edge has a smooth surface with high quality, which makes almost no difference from a polished surface. Only the monocrystal silicon layers are grown on the front surface bevel edge of the silicon wafer and the polished surface in epitaxial processing, seamless connection can be achieved, the layered phenomenon cannot occur, and the problems of particle contaminant, edge stacking fault and pyramid in epitaxial processing can be solved, thereby increasing the yield in manufacturing process.
Owner:SHANGHAI SHENHE THERMO MAGNETICS ELECTRONICS CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products