Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

59results about How to "Resistance value" patented technology

Image display apparatus

An image display apparatus according to an implementation of the present invention includes: pixel circuits disposed in rows and columns; first power lines and control lines disposed in respective rows; a third power line; second switching transistors disposed at least one for each of the rows and each having a gate terminal connected to the control line disposed in the corresponding row, one of a source terminal and a drain terminal connected to the first power line disposed in the corresponding row, and the other of the source terminal and the drain terminal connected to the third power line; and a power supply unit which supplies the same voltage to the first power lines and the third power line when the second switching transistors are turned ON.
Owner:JOLED INC

Resin multilayer substrate and method for manufacturing the resin multilayer substrate

A resin multilayer substrate includes a component-containing layer and a thin resin layer stacked on a surface of the component-containing layer. The resin multilayer substrate further includes a surface electrode located on a surface opposite to the surface of the thin resin layer stacked on the component-containing layer, a first via conductor provided in the component-containing layer, which includes an end reaching one surface of the component-containing layer, and a second via conductor provided in the thin resin layer, which includes a first end electrically connected to the surface electrode and a second end electrically connected to the via conductor. A portion of the thin resin layer in contact with the second via conductor defines a projection projecting into the first via conductor.
Owner:MURATA MFG CO LTD

Insulation displacement connector

An IDT connector (1) is provided which includes: a base housing (3) having a terminal (19) to which a wire (21) is press-fit; a cover housing (5) mounted to the base housing (3) and having a wire insertion hole (29) into which the wire (21) is inserted; a wire holder (31) which is provided to the cover housing, for pressing the wire that is to be press-fitted to the terminal; and an IDT contact slot extending orthogonal to the wire insertion hole and formed adjacent to the wire holder with respect to the longitudinal direction of the wire insertion hole.
Owner:MOLEX INC

Semiconductor memory device and manufacturing method thereof

InactiveUS20080185683A1Prevent occurrenceDecrease in resistance valueTransistorSolid-state devicesEngineeringCell contact
A semiconductor memory device includes diffusion regions formed in an active region; cell contacts connected to the diffusion regions, respectively; pillars connected to the cell contacts, respectively; a bit line connected to the pillar; capacitor contacts connected to the pillars, respectively; and storage capacitors connected to the capacitor contacts, respectively. Accordingly, the pillars exist between the cell contacts and the capacitor contacts, and thus, depths of the capacitor contacts are made correspondingly shorter. Therefore, it becomes possible to prevent occurrence of shorting defects while decreasing resistance values of the capacitor contacts.
Owner:LONGITUDE SEMICON S A R L

Array substrate and method of manufacturing the same, and liquid crystal display screen

Embodiments of the present invention disclose an array substrate and a method of manufacturing the same, and a liquid crystal display screen. The array substrate comprises gate lines, data lines arranged to intersect the gate lines, common electrode signal lines, and a plurality of pixels defined by the gate lines and the data lines, wherein each pixel comprises a drive transistor, a pixel electrode connected with one of a source electrode and a drain electrode of the drive transistor while the other one of the source electrode and the drain electrode of the drive transistor is connected with the respective data line, and a common electrode electrically connected with the respective common electrode signal line, and, the common electrode signal lines and the gate lines are formed in the same layer and extend in the same direction as the gate lines, wherein each pixel further comprises a common electrode connection line formed in the same layer as the respective common electrode signal line and extending in a direction of the respective data line, and the common electrode connection line is electrically connected with the respective common electrode signal line and the respective common electrode. Embodiments of the present invention is made so that the pixel resistance value is reduced, reducing the phenomenon of partial green picture in the liquid crystal display screen as a whole.
Owner:BOE TECH GRP CO LTD +1
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products