Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

1072results about "Dielectric/insulating layers" patented technology

Plasma display panel

A plasma display panel. A first substrate and a second substrate are provided opposing one another with a predetermined gap therebetween. Address electrodes are formed on the second substrate. Barrier ribs are mounted between the first substrate and the second substrate, the barrier ribs defining a plurality of discharge cells and a plurality of non-discharge regions. Phosphor layers are formed within each of the discharge cells. Discharge sustain electrodes are formed on the first substrate. The non-discharge regions are formed in areas encompassed by discharge cell abscissas that pass through centers of adjacent discharge cells and discharge cell ordinates that pass through centers of adjacent discharge cells, the non-discharge regions having a width that is at least as large as a width of an end of barrier ribs. Also, a transverse barrier rib is formed extending between each pair of adjacent rows of discharge cells.
Owner:SAMSUNG SDI CO LTD

Surface-discharge type display device with reduced power consumption

A surface-discharge type display device is provided that can reduce power consumption during sustain discharge and suppress the occurrence of illumination failures. A display electrode and a display scan electrode are aligned on a substrate, and a dielectric layer is formed on the substrate so as to cover the display electrode and the display scan electrode. An area having a lower relative permittivity than the dielectric layer is formed in an area surrounded on three sides by the display electrode, the display scan electrode, and the substrate. The dielectric layer allows sufficient wall charges for surface discharge to be accumulated, whereas the lower relative permittivity area allows the capacitance between the display electrode and the display scan electrode to be decreased. Accordingly, the power consumption during sustain discharge is reduced without causing illumination failures.
Owner:PANASONIC CORP

Method of manufacturing plasma display panel and method of manufacturing plasma display apparatus

Address electrode patterns are formed on a rear surface glass substrate using a silver paste for forming address electrodes, and these patterns are dried. The average particle size of the silver powder in the silver paste is approximately 10 nm, and the softening point of the glass frit is approximately 420° C. The content ratio of the glass frit in the silver paste is set to 5 wt %. Then, a dielectric layer pattern is formed by using glass paste for forming a white dielectric layer so as to cover the address electrode patterns, and this dielectric layer pattern is dried. The glass frit in the glass paste has a softening point of approximately 540° C. Then, the address electrode patterns and the dielectric layer patterns are baked at a temperature of 540° C. Thus, the resin components in the address electrode patterns and the dielectric layer pattern are burnt away, and the glass frit components are softened so as to be fixed onto the rear surface glass substrate.
Owner:PANASONIC CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products