Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

41results about How to "Reduce core size" patented technology

Method and apparatus for combining laser light

A fiber optic apparatus formed by fusing together multiple optical fibers and stretching the fused optical fibers to form a tapered portion. The tapered portion is cleaved or cut and polished to form a facet at which an optical beam is received or transmitted.
Owner:HRL LAB

ET type filter inductor

The invention discloses an ET type filter inductor. The ET type filter inductor comprises a magnetic core, a framework, an enameled wire and pins. The two ends of the magnetic core and the two ends of the framework are connected through glue. The enameled wire is wound around the framework. The pins are arranged at the end of the framework. The magnetic core is made of ET24R10K. The framework is made of ET24PBT. The ET type filter inductor further comprises a base. The base is located at the end of the magnetic core and fixedly connected with the magnetic core. The pins are located at the lower end of the base. The maximum total length of the magnetic core is not larger than 34 mm. The ET type filter inductor is simple in structure, the size of the magnetic core is small, and the maximum resistance is not larger than 0.8 ohm. The maximum withstand voltage between coils and between the coils and the magnetic core is 1000 VAC / 1 min / 10 mA.
Owner:CHANGZHOU GALAXY INNOVATION MAGNETOELECTRICITY

LED driver

The invention relates to an LED driver. The LED driver comprises a first capacitor, a second capacitor, a transistor, a diode, an energy storage inductance unit and a control circuit board; two ends of the first capacitors are electrically connected with a power supply, two ends of the second capacitor are electrically connected with the load; a source electrode of the transistor is grounded through a resistor, a drain electrode is electrically connected with the first end of the second capacitor; the energy storage inductance unit comprises at least two energy storage inductors in series connection; a first connecting end of the energy storage induction unit is electrically connected with the second end of the first capacitor and the second end of the second capacitor, and a second connecting end of the energy storage induction unit is electrically connected with the drain electrode of the transistor; a control signal connecting end of the control circuit board is electrically connected with a grid electrode of the transistor. Through the LED driver disclosed by the invention, a magnetic core in each energy storage inductor of the energy storage induction unit is small, and the flattening arrangement can be realized, and then the height of the energy storage inductor can be reduced, and the height requirement of the flattened lamp is satisfied.
Owner:NINGBO FAREAST LIGHTING

Optical Integrated Circuit, Opto-Electronic Integrated Circuit and Manufacturing Method Thereof

In the opto-electronic integrated circuit, an optical waveguide in which a sapphire substrate for an SOS substrate is formed as a lower clad and a silicon film is formed as a core, an electronic integrated circuit formed in the silicon film, and grooves for fixing optical fibers are formed monolithically. Further, a photodiode array and a laser diode array are mounted on a hybrid basis. Since the lower clad of the optical waveguide is used as the sapphire substrate and the core is used as the silicon film, a difference in refractive index can be made large sufficiently, thus resulting in thinning of the silicon film. It is therefore possible to shorten the time required to process the core and the like. Further, since the electronic integrated circuit is formed on the sapphire substrate, the high-frequency characteristics are enhanced.
Owner:NEOPHOTONICS SEMICON GK

High-voltage pancake winding of transformer

The application provides a high-voltage pancake winding of a transformer; the winding comprises a low-voltage coil 1, an insulating barrel 2, comb type supporting strips 3, filler strips 4 and high-voltage coils 5, the distance between the low-voltage coil 1 and the insulating barrel 2 is a, the insulating barrel 2 and the comb type supporting strips 3 are fixed, the high-voltage coils 5 are arranged on comb teeth of the comb type supporting strips 3, and one comb tooth is provided with a cake 51 of one high-voltage coil 5; multiple wire cakes 51 of the high-voltage coil 5 are arranged, the wire cakes 51 are connected in series to form the high-voltage coils 5, the distance between the high-voltage coil 5 and the insulating barrel 2 is b, filler strips 4 are added into the head wire cakes 51 and the tail wire cakes 51 of the high-voltage coils 5, andin a direction from the head end wire cake 51 to the middle wire cake 51 and a direction from the tail end wire cake 51 to the middle wire cake 51, the thicknesses of the added filler strips 4 are gradually reduced, so that the distance a between the low-voltage coil 1 and the insulating barrel 2 and the distance b between the high-voltage coil 5 and the insulating barrel 2 can be reduced, the size of an iron core of the transformer is reduced, and the no-load loss is reduced.
Owner:SIBERIAN MOTOR TECH SUZHOU CO LTD

Method, device and chip for reducing core size of nonvolatile flash memory

The invention discloses a method, a device and a chip for reducing the core size of a nonvolatile flash memory. The method comprises the following steps: judging whether adjacent well regions with consistent working voltage exist on a chip or not, and removing the distance between the adjacent well regions with consistent working voltage if the adjacent well regions with consistent working voltageexist, so that the adjacent well regions with consistent working voltage are merged together; according to the technical scheme, the total area of a specific module region of the chip can be greatlyreduced, and the width-to-length ratio of the mos device does not need to be reduced, so that the problems of leakage current increase and breakdown voltage reduction caused by reduction of the width-to-length ratio of the mos device are avoided.
Owner:XTX TECH INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products