Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

46results about How to "High level of abstraction" patented technology

Concurrent timed digital system design method and environment

The present invention relates to the design of an essentially digital system. As one example of digital systems, these may perform real-time transformations on time discrete digitized samples of analogue quantities. An example of such a system is a digital communication system. The transformations on the data can be specified in a programming language and executed on a processor such as a programmable processor or directly on application specific hardware. In accordance with the present invention the digital system is described as a set of threads in a description language. Alternative names for a thread are tasks and processes. The set of threads defines a representation or model of the digital system. In accordance with the present invention, the representation or model is preferably executable at each stage of the design independent of the current level of abstraction of that representation or model. With description language is meant a programming language. In accordance with the present invention each of the threads has a variable having an assignable value which represents the “local time” of said thread, i.e. a time associated only with that thread, which can be used for sequencing the processing of that thread with respect to other threads. With the word “local” is meant that the time is an attribute of the thread only. In accordance with the present invention a means is provided for the designer to assign a delay to each thread or operation within a thread, this delay representing for instance the processing time for the respective operation or thread on a processing engine, e.g. a computer. By this means, not only can the processing of threads be scheduled but also the designer may assign a value representative of an elapsed time for the processing of a thread or operation on a processing engine. In addition, the threads may be refined concurrently, while still keeping their local time so that after the refining process the new representation of the digital system is executable, i.e. the processing of the refined threads can be scheduled without divergence from the specification.
Owner:INTERUNIVERSITAIR MICRO ELECTRONICS CENT (IMEC VZW)

Gestures for Presentation of Different Views of a System Diagram

Presenting different views of a system based on input from a user. A first view of a first portion of the system may be displayed. For example, the first portion may be a device of the system. User input specifying a first gesture may be received. In response to the first gesture, a second view of the first portion of the system may be displayed. For example, the first view may represent a first level of abstraction of the portion of the system and the second view may represent a second level of abstraction of the portion of the system. A second gesture may be used to view a view of a different portion of the system. Additionally, when changing from a first view to a second view, the first view may “morph” into the second view.
Owner:NATIONAL INSTRUMENTS

Method of representing information on a three-dimensional user interface

The present invention relates to a method of representing information on a three-dimensional user interface having multiple portals, in which data is associated with each of the portals. A symbolic marker is associated with each of the portals according to a pre-specified scheme, and displayed in the respective portals. In a preferred embodiment of the invention, the symbolic marker is a colored marker. By color-coding the portals, data associated with the portals can be classified into a number of categories to provide the user with a summary of the data on the three-dimensional user interface at a high level of abstraction. The three-dimensional user interface may be adapted to update the colored markers more efficiently, and to display them using less computing resources than would be required if more memory-sensitive visual cues were displayed.
Owner:VIZIBLE CORP

Method and apparatus for unified simulation

A significant improvement over current methods for co-simulation of the hardware and software components of embedded digital system designs is provided. The present invention integrates the hardware and software components of a system design into a single unified simulation environment. The unified simulation environment and the various component models of the system design are created in a high level general purpose programming language. This allows inter-component communications and communications with the unified simulation environment to be carried out through the use of function calls, which significantly increases the overall simulation speed. Additionally, the unified simulation environment runs as a single process, which significantly improves debugging capabilities. Furthermore, the present invention employs a higher level of abstraction than conventional simulation environments and thereby significantly increases simulation speed while moving away from the detail saturated event driven simulations of the past.
Owner:ARM LTD

Declarative computer programming language method and system

ActiveUS20050203958A1High level of abstractionGreat degree of power and flexibilitySoftware engineeringSpecific program execution arrangementsDeclarative programmingComputer programming
A method and system for instructing a computer in a system of a declarative computer programming language. Unlike traditional declarative languages, the programming language may be neither relational nor functional, neither procedural nor imperative. The declarative programming elements may be defined as a meta-description of logic and data. The basic morphology of this meta-description may be a data construct known as a Lattice. Lattices derive declarative power from their inclusion of “Attributes” and “Sites”. Attributes are declarative properties that determine the internal behavior of a Lattice; while Sites are declarative data access points that establish the external relationship a Lattice may have with other Lattices, Lattice Containers, and Lattice Elements. Each of these data constructs are highly adaptable, recursive, and expandable, providing the entire language with a degree of flexibility that facilitates a very high level of abstraction.
Owner:III HLDG 3

Method and apparatus for functional language temporal extensions, dynamic modeling, and verification in a system-level simulation environment

A method and apparatus for functional simulation of a system 104 in a system-level simulation and verification environment using a functional language 100 derived from a selected Scheme Language standard, and a simulator 105 for simulating verification functions 101 and model functions 102 expressed in the functional language 100. The functional language 100 has syntax extensions expressed as dynamic “always @” and “@” blocks, and all other event expressions which are similar to Verilog and other RTL (Register-Transfer Level) HDL (Hardware Description Language) temporal syntax constructs. A composer 103 is further used to connect verification functions 101 with model functions 102. Model functions 102, represented as mutable state functional objects along with selected test, monitor, checker and user-defined functions, sample reactive responses and ensure concurrent drive of abstracted signals for the simulator 105. The simulator 105 can function as a formal verifier to formally verify the model functions 102, or a synthesizer to transform programs written in a restricted subset of the functional language 100 into an internal control and data flow format or any synthesis-ready language. A system-level modeling and simulation environment enhanced with a graphical user interface facilitates the usage of the functional language 100.
Owner:SIMANTIX SYST

System level power evaluation method

This invention relates to a system level power evaluation method in which detailed power macro-models (PMM) are created for operations of modules. These PMMs are stored in memory. A system level circuit description (SLCD) is evaluated using the PMMs stored in memory that are relevant to that SLCD and using other PMMs that are generated for operations of modules that do not have PMMs stored in memory. In this way, a highly accurate and computationally efficient power evaluation of the SLCD is possible. Furthermore, the user implementing the method may define a case, which relates to an operation of a module and has a PMM associated therewith, in a highly flexible manner that allows for more abstract analysis of the SLCD to be carried out. A case may relate to a single operation of a module, a plurality of operations of a module or operation(s) of a plurality of modules.
Owner:UPM RAFLATEC OY

Multi-scale three-dimensional target detection method based on feature pyramid network

The invention discloses a multi-scale three-dimensional target detection method based on a feature pyramid network. The objective of the invention is to solve the problem that a target is easy to loseunder complex conditions (such as target partial occlusion and low long-distance imaging resolution). According to the method, the advantages of RGB images and radar point clouds in a detection taskare combined, 3D point clouds are expressed as multi-channel aerial views, a pyramid feature extractor is designed, and multi-scale and strong semantic feature expressions of the aerial views and theRGB images are constructed respectively; and a prior anchor box is applied to each feature output layer, regional fusion features are obtained through feature cutting operation, the regional fusion features are directly input into a shared classifier and a regression device to complete cross-scale detection, and an optimal target classification and positioning result is obtained. The method is a single-stage detection method, the step of generating a proposal box is omitted, the network structure is simple; the real-time performance, the accuracy and the robustness of detection are guaranteed,and the detection rate and the positioning accuracy of a partially-shielded and long-distance target are effectively improved.
Owner:SICHUAN UNIV

Transitioning Between Different Views of a Diagram of a System

Presenting different views of a system based on input from a user. A first view of a first portion of the system may be displayed. For example, the first portion may be a device of the system. User input specifying a first gesture may be received. In response to the first gesture, a second view of the first portion of the system may be displayed. For example, the first view may represent a first level of abstraction of the portion of the system and the second view may represent a second level of abstraction of the portion of the system. A second gesture may be used to view a view of a different portion of the system. Additionally, when changing from a first view to a second view, the first view may “morph” into the second view.
Owner:NATIONAL INSTRUMENTS

Method and system for realizing automatic verification of form and communication among multiple systems

This invention provides a method for realizing automatic verification of a form and communication among multiple systems. The method comprises the following steps: a server side create an html form, and the server side re-draws the form to a display container; a user side clicks a form element, and sends a triggering event for clicking the form element to the server side; according to the triggering event for clicking the form element, the server side realizes multi-field automatic combined verification of the drawn form through a built-in verification process engine, and sets data calling and binds data in the display container; the server side puts the verified form into the display container; and when the user side clicks the form element, the server side achieves remote procedure calling and cross-domain calling of field data through a built-in network service. By adopting the method provided by the invention, the higher degree of abstraction of the form is achieved through the multi-field automatic combined verification, and multiple platforms can be automatically switched; the form is filled automatically according to the associated fields; and thus, the development difficulty is effectively reduced.
Owner:JIANGSU ZHONGWEI TECH SOFTWARE SYST

Night monitoring and identification method and system based on neural network enhancement

The invention discloses a night monitoring and identification method based on neural network enhancement. The night monitoring and identification method includes the steps: firstly, obtaining neighborhood information of pixels in a night monitoring image; carrying out adaptive enhancement on the image based on the quadratic Taylor series; obtaining adaptive enhanced images, extracting regional features and edge features from the self-adaptive enhanced image and respectively inputting the regional features and the edge features into corresponding neural networks; and performing significance calculation on a feature recognition result output by the neural network, fusing the calculated significance region images to obtain a comprehensive significance image, finally segmenting the comprehensive significance image by using a maximum entropy method to obtain a binary image, and extracting a target image from the adaptive enhanced image based on the binary image. According to the night monitoring and identification method, the contrast of the image can be improved, and self-adaptive image enhancement is performed for the problem of uneven illumination of each part of the image, and the generated saliency map can effectively cover the boundary of the target area and well inhibit the saliency of the background area.
Owner:重庆特斯联智慧科技股份有限公司

Method for verifying large-scale interconnection chips based on BFM

The invention discloses a method for verifying large-scale interconnection chips based on a BFM, and belongs to the field of chip design. The method comprises the steps that operation of sending a bus protocol command is achieved through utilizing routers and physical layer accesses of the chips between BFM simulation nodes; the BFM is connected with the chips of the same node through pli interfaces, the BFM simulates socket models between the nodes, and BFM logic verification environment is established; a system C simulates a CPU to send a drive signal to the logic verification environment at the BFM end, the socket models send verification data to chips through the pli interfaces, after the chips respond, chip feedback data are recorded, and error detection records are achieved through the system C. By means of the method for verifying the large-scale interconnection chips based on the BFM, the complexity degree of verification is reduced, the comprehensive validation is guaranteed, the universality of verification drive is improved, and by means of the advantage of taking the system C as a software language, the operation and the data monitoring with higher abstraction degree are achieved.
Owner:INSPUR GROUP CO LTD

Method for operating and monitoring a control device, corresponding operating/monitoring device, control device and machine with such a control device, and uses of the method together with data storage media

There is described a method, wherein an interpreter program is executed on a control device and is adapted to access scripts having display components and program architectures. Said program architectures are enabled to access operating data of the firmware of the control device, said operational data being convertible to display data of a defined display format and vice versa. The scripts are run, the program architectures compiling the corresponding result in the form of display components with optionally the display data in the defined display format and making the result available to the operating/monitoring device. A display program is executed on the reporting/monitoring device in order to display at least the display components in the defined display format. References to at least one script on the control device are deposited in the display components. These references are connected to an event, and the interpreter program initiates and runs the corresponding script when this event occurs. The operating/monitoring device can no longer directly access the sensitive firmware of the control device. Communication is carried out via an interpreter program. Access to the actual control application is no longer possible.
Owner:SIEMENS AG
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products