Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

350results about "Electronic products manufacture" patented technology

Stackable optoelectronics chip-to-chip interconnects and method of manufacturing

An optoelectronics chip-to-chip interconnects system is provided, including packaged chips to be connected on printed-circuit-board (PCB), multiple-packaged chip, optical-electrical(O-E) conversion means, waveguide-board, and PCB. Single to multiple chips interconnects can be possible using this technique. The packaged-chip includes semiconductor-die and its package based on the ball-grid array or chip-scale-package. The O-E board includes the optoelectronics components and multiple electrical contacts. The waveguide board includes electrical conductors transferring signal from O-E board to PCB and the flex optical waveguide easily stackable onto the PCB, to guide optical signal from one chip-to-other chip. The chip-to-chip interconnects system is pin-free and compatible with the PCB. The main advantages are that standard packaged-chip and conventional PCB technology can be used for low speed electrical signal connection. Also, the part of the heat from the packaged chip can be transmitted to PCB through conductors, so that complex cooling system can be avoided.
Owner:BANPIL PHOTONICS

Semiconductor device package having buffered memory module and method thereof

A method and apparatus of fabricating a semiconductor device are disclosed. The semiconductor device may include a buffer chip package having a buffer chip mounted on a buffer chip substrate and at least one memory package mounted on the buffer chip substrate, wherein the at least one memory package may include a plurality of memory chips. Further, the buffer chip package may have a plurality of external connection terminals.
Owner:SAMSUNG ELECTRONICS CO LTD

Ultra-small LED electrode assembly and method for manufacturing same

Provided are a nano-scale LED assembly and a method for manufacturing the same. First, a nano-scale LED device that is independently manufactured may be aligned and connected to two electrodes different from each other to solve a limitation in which a nano-scale LED device having a nano unit is coupled to two electrodes different from each other in a stand-up state. Also, since the LED device and the electrodes are disposed on the same plane, light extraction efficiency of the LED device may be improved. Furthermore, the number of nano-scale LED devices may be adjusted. Second, since the nano-scale LED device does not stand up to be three-dimensionally coupled to upper and lower electrodes, but lies to be coupled to two electrodes different from each other on the same plane, the light extraction efficiency may be very improved. Also, since a separate layer is formed on a surface of the LED device to prevent the LED device and the electrode from being electrically short-circuited, defects of the LED electrode assembly may be minimized. Also, in preparation for the occurrence of the very rare defects of the LED device, the plurality of LED devices may be connected to the electrode to maintain the original function of the nano-scale LED electrode assembly.
Owner:SAMSUNG DISPLAY CO LTD

Interconnect device with discrete in-line components

An interconnect device is provided with a body through which a plurality of wells has been defined. At least one component having two terminals is provided in one or more of the wells. The component is sealed in its respective well such that the two terminals are accessible on opposite sides of the body. The body corresponds to a Ball Grid Array (BGA) device and is positioned between a BGA device and a printed circuit board (PCB). The component in the well is then inline with a solder ball on the BGA device and a corresponding pad on the PCB. Providing the component in the well frees up surface area on the PCB and also allows for positioning the component closer to a source of a signal. A component in the well is a discrete component having two terminals that may be solderable or made from a conductive pliable material. The terminals may be spring-mounted on the component.
Owner:SANGOMA US INC

Flip chip with integrated flux and underfill

A flip chip having solder bumps and an integrated flux and underfill, as well as methods for making such a device, is described. The resulting device is well suited for a simple one-step application to a printed circuit board, thereby simplifying flip chip manufacturing processes which heretofore have required separate fluxing and underfilling steps.
Owner:FRY S METALS INC

Packaging substrate having embedded passive component and fabrication method thereof

A packaging substrate includes: a core board with at least a cavity; a dielectric layer unit having upper and lower surfaces and encapsulating the core board and filling the cavity; a plurality of positioning pads embedded in the lower surface of the dielectric layer unit; at least a passive component having upper and lower surfaces with electrode pads disposed thereon and embedded in the dielectric layer unit so as to be received in the cavity of the core board at a position corresponding to the positioning pads; first and second wiring layers disposed on the upper and lower surfaces of the dielectric layer unit and electrically connected to the electrode pads of the upper and lower surfaces of the passive component through conductive vias, respectively. By embedding the passive component in the core board and the dielectric layer unit, the invention effectively reduces the height of the overall structure.
Owner:UNIMICRON TECH CORP

Recoverable electronic component

An electronic component includes a base insulative layer having a first surface and a second surface; an electronic device having a first surface and a second surface, and the electronic device being secured to the base insulative layer; an adhesive layer disposed between the first surface of the electronic device and the second surface of the base insulative layer; and a removable layer disposed between the first surface of the electronic device and the second surface of the base insulative layer. The base insulative layer secures to the electronic device through the removable layer. The removable layer is capable of releasing the base insulative layer from the electronic device. The removal may be done without damage to a predetermined part of the electronic component.
Owner:GENERAL ELECTRIC CO

Packaging substrate having a passive element embedded therein and method of fabricating the same

A packaging substrate includes: a dielectric layer unit having top and bottom surfaces; a positioning pad embedded in the bottom surface of the dielectric layer unit; at least a passive element having a plurality of electrode pads disposed on upper and lower surfaces thereof, the passive element being embedded in the dielectric layer unit and corresponding to the positioning pad; a first circuit layer disposed on the top surface of the dielectric layer unit, the first circuit layer having first conductive vias electrically connected to the electrode pads disposed on the upper surface of the passive element; and a second circuit layer disposed on the bottom surface of the dielectric layer unit, the second circuit layer having second conductive vias electrically connected to the electrode pads disposed on the lower surface of the passive element. Through the embedding of the passive element, the overall structure may have a reduced height.
Owner:UNIMICRON TECH CORP

Mounting substrate and mounting method of electronic part

A mounting substrate includes a land connected to an electrode of an electronic part by a melt-capable connection member; and a connection member flow-generation part configured to generate a flow at the molten melt-capable connection member.
Owner:FUJITSU LTD

Substrate for flip chip bonding and method of fabricating the same

Disclosed is a substrate for flip chip bonding, in which a base solder layer is formed between a pad and a metal post, thereby increasing impact resistance and mounting reliability. A method of fabricating the substrate for flip chip bonding is also provided.
Owner:SAMSUNG ELECTRO MECHANICS CO LTD

Ternary alloy column grid array

Techniques and structures have been developed for providing lead-free column grid array interconnect structures. An exemplary interconnect has a body, a first joint, and a second joint, all having compositions off the eutectic composition in a ternary alloy system, the first joint having a ternary composition distinct from the body composition, and the second joint having a ternary composition distinct from the body composition and the first joint composition. The interconnect may be formed by solidifying a solder, having a Sn-poor ternary composition in the Sn—Ag—Cu alloy system, in contact with a column, having a Ag-rich Cu-deficient composition in the same system, and a bonding pad or bare substrate. A second solder, having a Sn-rich ternary composition, may be solidified in contact with the column and a second bonding pad or bare substrate. In some embodiments joints may be severed and reformed by remelting and resolidifying the lower-liquidus solder.
Owner:ORACLE INT CORP

Electronic component placing apparatus and electronic component mounting method

To provide an electronic component placing apparatus and an electronic component mounting method that can prevent a cold joint from occurring when an electronic component likely to cause warp deformation is mounted by means of soldering.In the electronic component placing apparatus for placing the electronic component 16 with a plurality of solder bumps 16a formed on a lower surface on a board, a film 7a having a film thickness distribution for transferring a desired transfer amount of solder paste according to a state of warp deformation to each of the plurality of solder bumps is formed in a paste transfer unit 24, based on the component warp information indicating the state of warp deformation in a reflow process of the electronic component. Thereby, it is possible to prevent a cold joint from occurring when the electronic component likely to cause warp deformation is mounted by means of soldering by additionally supplying a just enough amount of solder to each solder bump 16a.
Owner:PANASONIC CORP

Stress-relief layer and stress-compensation collar in contact arrays, and processes of making same

A stress-relief layer is formed by dispensing a polymer upon a substrate lower surface under conditions to partially embed a solder bump that is disposed upon the lower surface. The stress-relief layer flows against the solder bump. A stress-compensation collar is formed on a board to which the substrate is mated and the SCC partially embeds the solder bump. An article that exhibits a stress-relief layer and a stress-compensation collar is also included. A computing system that includes a stress-relief layer and a stress-compensation collar is also included.
Owner:INTEL CORP

Controlling Warpage in BGA Components in a Re-flow Process

A method of manufacturing an integrated circuit package includes providing a ball grid array (BGA) module including BGA balls on a side of the BGA module; providing a base substrate; and placing the BGA module on the base substrate. The BGA balls are placed between the BGA module and the base substrate. An adhesive is applied between and contacting the BGA module and the base substrate. The adhesive is then cured. The BGA balls are re-flowed after the step of curing the adhesive.
Owner:TAIWAN SEMICON MFG CO LTD +1

Circuit assembly

Provided is a circuit assembly having a new structure in which a busbar circuit unit overlapped with a printed circuit board can reliably be fixed regardless of the heating temperature during soldering of an electrical component. In a circuit assembly in which a busbar circuit unit is overlapped with and fixed to a printed circuit board, the busbar circuit unit is configured as one piece by busbars being buried between insulator layers, and a section of the busbars is exposed via a through-hole of the insulator layer. The insulator layer of the busbar circuit unit is overlapped with the printed circuit board and is fixed thereto via fixing means, and terminal sections of an electrical component are soldered to and mounted on the exposed section of the busbar circuit unit and a printed wiring of the printed circuit board.
Owner:SUMITOMO WIRING SYST LTD

Sim card connector apparatus of portable wireless terminal

A SIM card connector of a portable wireless terminal has a structure that forms a space thereunder using its lower edges to place electronic parts of a printed circuit board (PCB) within the space, so that the PCB can increase its space efficiency. The SIM card connector further forms an electromagnetic wave shield around the space, so that the electromagnetic wave shield can block electromagnetic waves generated from the electronic parts.
Owner:SAMSUNG ELECTRONICS CO LTD

Ball grid array package construction with raised solder ball pads

The present invention provides for a BGA solder ball interconnection to an outer conductive layer of a laminated circuit assembly having an underlying circuit layer. The invention includes a raised BGA solder ball pad substantially co-planar with the outer conductive layer, the raised pad having a raised face and a plurality of vertical conductive walls and a BGA solder ball having an average diameter of greater than the width of the raised face, the BGA solder ball being adhered to the raised face and to a substantial portion of the vertical conductive walls.
Owner:ULTRATECH INT INC

Electronic Control Device

An electronic control unit includes a casing and a cover which are mutually bonded. A drive circuit board which drives a motor unit is fixed to the cover and, on the other hand, a control circuit board which controls the drive circuit board is fixed to the casing. An electrical connector which supplies an electric power to each board and a motor unit is attached on an opening section of the casing. First power supply terminals of this electrical connector and the motor unit and second power supply terminals of the drive circuit board are directly electrically connected by a bonding of both of casing and the cover.
Owner:HITACHI ASTEMO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products