Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

45 results about "Logic in computer science" patented technology

Logic in computer science covers the overlap between the field of logic and that of computer science.

Apparatus and method for detecting a driver's interest in an advertisement by tracking driver eye gaze

A controller for providing advertisements to a vehicle or a wearable housing, and a computer readable medium, when executed by one or more processors, performs an operation to provide an audio advertisement to the vehicle or wearable housing. A first signal input receives a first camera signal, a second signal input receives a second camera signal, and at least one signal output transmits to at least one acoustic transducer, which provides the audio advertisement to the user. The computer logic that may be arranged within the controller determines whether the direction of the captured images of the advertisements and the direction of the user's eye gaze correspond to one another, and, if so, the computer logic outputs the audio advertisement to the audio transducer.
Owner:HARMAN INT IND INC

System and method for authenticating a user of multiple computer applications, networks or devices using a wireless device

An automated system and method for authenticating entities or individuals engaging in automated or electronic transactions or activities such as financial transactions, accessing computer applications, computer software, data networks or other automated or electronic devices requiring identity verification is provided. A unique Personal Identity Value is computed and stored in an Identity Register for the entity or individual and may be used for a variety of applications including recognizing incidents of identity theft. This Personal Identity Value is based on one or more computer logic resources that incorporate the relationship among a variety of identification information elements and parameters associated with the entity or individual, such as the entity's or individual's wireless device location, the entity's or individual's home location, other associated locations, automated activities engaged in and applications accessed.
Owner:VISA INT SERVICE ASSOC

System and method for optimizing the physical development of athletes

The present invention discloses a computer system for providing athlete metrics having a data storage tier, a server tier, a client tier and a connectivity tier. The data storage tier may be capable of storing player and team metrics data or performance data, along with external data. All data collection and storage may be capable of occurring in real time, meaning, contemporaneously with and occurrence of the even the data represents. The client tier may be capable of collecting and displaying said player and team metrics data from a plurality of input sources. The server tier may be capable facilitating communication between the client tier and the data storage tier, as well as for having computer logic for parsing and organizing conditioning data that is being recorded and reviewed at the client tier. The computational logic may be written in any computer language, disclosed herein, and other languages, and enables the present invention to establish a correlating relationship between player testing and evaluation metrics data and performance data, and team metrics that is then used to create forecasts, make decisions regarding the future, and provide feedback and direction for day to day operation of a sports industry enterprise, such as a sports team. The usage of the client is facilitated with a dashboard style interface that standardizes various implementations and applications of the present invention.
Owner:MANGOLD JEFFREY E

Computer interlock and traction power supplying simulation control system

InactiveCN101118701AShow basic compositionShow how it worksTeaching apparatusEngineeringContact line
The present invention relates to a computer analog control system with interlocking and traction power supply, and has a station simulated sand table, a signal computer interlocking system and a traction power supply system. A track circuit, a signal controller and a switch machine are controlled by an interlocking control operating machine and a lower computer; the power supply of a traction substation, a switching station and a contact line equipment are controlled by a traction power supply control operating machine and the lower computer, and the information of power supply is displayed on a power supply display screen. The use of a relay circuit is completely canceled by the computer analog control system with interlocking and traction power supply, the logical operation of computer is entirely carried out, thus achieving the various requirements of railway signals such as the interlocking of station signal, the interval automatic block, the displaying of grade crossing signal and so on, the present invention has convenient operation, good safety and high reliability; the function of trunk line electrification power supply and the remote control are successfully simulated.
Owner:CHINA RAILWAY FIRST GRP CO LTD

Computer chip heat responsive method and apparatus

Disclosed is an apparatus incorporating hardware based logic and a predetermined default list of software affecting responses to be taken in connection with temperatures sensed by thermal sensors checking the temperature of portions of computer logic. At the time application software is loaded, the software can modify the default response list. The list of responses to be taken and the over temperature conditions at which they are to be activated are stored in hardware directly accessible by hardware based thermal sensor monitoring logic for direct control of the hardware. The control can alter conditions such as clock frequency, stopping use of application software, interrupting OS functionality, removing power from components and so forth.
Owner:GLOBALFOUNDRIES US INC

Reconfigurable triple-redundancy computer system and configuration degradation method thereof

The invention provides a reconfigurable triple-redundancy computer system and a configuration degradation method thereof and belongs to the field of computers. After a triple-redundancy control computer system is power on, the system works in a hot standby redundancy manner; when any control computer goes wrong, the faulting computer is reset or power off, recoverable faults of one computer are eliminated; the restarted faulting computer acquires current working state information of the other two computers to complete reconfiguration; when multiple faults occur in one computer, a power failure operation is carried out on the computer; the remaining two computers at normal operation run in master-slave working modes of the two computers; when a host of the two computers goes wrong, the standby computer seizes the right of communication for an external interface and works in a standalone mode. Rapid data interaction is carried out on each control computer by use of three parallel storage data buffer areas, and the faulting computer and the working computer are reliably determined by use of two judgment methods. The computer logic is simple to realize, all primary faults and part of secondary faults of the computers can be solved, the reliability of the computer system is improved and an engineering application is facilitated.
Owner:SHANGHAI AEROSPACE CONTROL TECH INST

Methods and systems for routing payment transactions

Methods and systems for routing payment transactions electronically involve interrogating by computer logic each payment transaction received by a payments interface processor to identify a payment destination and a payment source and to determine, according to pre-defined parameters, whether the payment transaction is eligible for processing via an internal payment transaction processor of the financial institution that minimizes processing costs. Eligible payment transactions may be routed, for example, to an internal debit or credit card processor or ACH processor, and ineligible payment transactions may be routed to external card processing networks.
Owner:CITICORP CREDIT SERVICES INC (USA)

Two Dimensional Photonic Cluster State Generator from Sequential Photons with Multiple Entanglement Gates

We describe an integrated waveguide device that creates entanglement between a sequence of periodically spaced (in time) photons in a single input and output mode. The device consists of a polarization maintaining integrated waveguide chip containing a number of delay lines, integrated multimode interferometers with the potential for rapid switching, a polarization controller and off chip computer logic and timing. The device is capable of creating a diverse array of outputs such as linear cluster states and ring cluster states in a single output mode.
Owner:THE UNITED STATES OF AMERICA AS REPRESETNED BY THE SEC OF THE AIR FORCE

Interface circuit for providing a computer logic circuit with first and second voltages and an associated method

A universal interface circuit and an associated method are provided that can supply a computer logic circuit, such as the components mounted upon an adapter card, with first and second inputs having first and second predetermined voltage levels, respectively, based upon power drawn from both first and second supply voltages. The interface circuit typically includes a first power supply circuit for providing the first input having the first predetermined voltage level in response to the first supply voltage. Additionally, the interface surface includes a regulator for generating an output having the second predetermined voltage level in response to the first supply voltage. The interface circuit further includes a second power supply circuit for providing an output that also has the second predetermined voltage level, albeit in response to the second supply voltage. In order to divide the anticipated load between the first and second supply voltages, the regulator and the second power supply circuit cooperate to provide the second input having the second predetermined voltage level in instances in which the second supply voltage is present. The interface circuit provides for the universal operation of the computer logic circuit, however, in that the regulator will provide the second input having the second predetermined voltage level in a manner independent of the second power supply circuit in instances in which the second supply voltage is unavailable.
Owner:AVAGO TECH INT SALES PTE LTD

GNSS receiver with an improved capability to resolve sub-carrier tracking ambiguities

ActiveUS20160377729A1Improves receiver robustnessReduce receiver complexitySatellite radio beaconingAmbiguityEngineering
A GNSS receiver and the associated method, for calculating an unbiased position and time measurement from a plurality of satellite positioning signals, the receiver comprising:a plurality of circuits configured to receive positioning signals from a plurality of satellites in GNSS constellations,a plurality of first and second signal processing channels configured for processing a first selection of said positioning signals and determining associated first pseudo ranges,a computer logic,wherein:the computer logic is configured to calculate the unbiased position and time measurement from pseudo ranges being determined from positioning signals originating from distinct satellites.A GNSS receiver further comprising a second computer logic configured to calculate a second unbiased position and time from the first position and time, and the second signal processing signals.
Owner:CENT NAT DETUD SPATIALES C N E S +1

Automatic service combination method capable of guaranteeing correction and system thereof

The invention relates to an automatic service composition method capable of guaranteeing correction and a system thereof. The automatic service composition method comprises steps of acquiring safety specification, active specification and message map, converting the message map into computer logic formula specification, acquiring business processing executive language file, converting the business processing executive language file into automaton model file, constructing maximum composition service meeting the computer logic formula specification converted from the safety specification, the active specification and the message map through preplanned operation, and finally outputting maximum composition service. Without acquiring verified composition service specification previously, maximum composition service meeting property of correction can be constructed from given service only needing providing the correction property meeting the composition service specification, thereby reducing development time and consumption of composition service and increasing development efficiency and correction of composition service.
Owner:BEIHANG UNIV

Apparatus and method for a symmetric sequential entangler of periodic photons in a single input and output mode

An apparatus providing an integrated waveguide device that creates entanglement between a symmetrical sequence of periodically spaced (in time) photons in a single input and output mode. The invention comprises a polarization maintaining integrated waveguide chip containing a number of delay lines, integrated multimode interferometers with the potential for rapid switching, a polarization controller and off chip computer logic and timing.
Owner:THE UNITED STATES OF AMERICA AS REPRESETNED BY THE SEC OF THE AIR FORCE

Data de-identification methodologies

A method includes de-identifying a data table containing protected health information by determining, based on a mappings file, that a first column of the data table is associated with a first data type, accessing each value of the first column, and, for each respective accessed value, automatically generating a de-identified value by applying one or more computer logic instructions associated with de-identification of the first data type to the respective accessed value to result in a respective de-identified value, and saving the respective de-identified value back to the data table in place of the respective accessed value; and utilizing the de-identified data table to test a computer software application.
Owner:ALLSCRIPTS SOFTWARE

Control system of electromagnet without contact

A non-contact controller of electromagnet is composed of three-phase AC power supply, control unit, transformer-rectifier unit, power-losing protection unit, magnetic exciting-demagnetizing switching unit, automatic charger unit, computerized logic-control unit, electric accumulator set, load and current hold protection unit, and hold and control unit, Their electric connection scheme is also disclosed.
Owner:陈明海

Device and method for preventing emulsion channeling between cold rolling unit frames

Disclosed are a device and a method for preventing emulsion channeling between cold rolling unit frames. A liquid level meter and a concentration meter are arranged in an emulsion main box of the tail frame; the liquid level meter and the concentration meter are connected with a liquid level monitoring module and a concentration monitoring module of a computer logic system respectively; a pipeline which is connected between the emulsion main box of the tail frame and an emulsion main box of the previous frame is provided with a backflow pump; the computer logic system is used for performing real-time monitoring on the liquid level and the concentration of emulsion located in the emulsion main box of the tail frame and performing real-time deviation treatment on the liquid level and the concentration. According to the device and the method for preventing the emulsion channeling between the cold rolling unit frames, the problem of the emulsion channeling between the cold rolling unit frames especially the emulsion channeling between the cold rolling unit frames under the multi-concentration rolling condition is solved, the quality control capability of high surface quality requirements of products is ensured, the cost is reduced, the stability of the production process is improved, and the device and the method are suitable for the field for preventing the emulsion channeling between the various cold rolling unit frames.
Owner:BAOSHAN IRON & STEEL CO LTD

GNSS receiver with an on-board capability to implement an optimal error correction mode

The invention discloses a receiver of GNSS positioning signals which has embedded computer logic to select between a first operating mode, which uses all available frequencies, and a second operating mode, which uses only part of the available frequencies but in combination with available correction data. The selection is based on a comparison of an index of quality of reception at the receiver and a computed or predicted precision / confidence level of the corrections. A plurality of corrections types are possible, including a type using a local model and a type using collaborative corrections. In some embodiments, a selection and / or a combination of a plurality of local models may be made to optimize the accuracy of the corrections.
Owner:CENT NAT DETUD SPATIALES C N E S

Interface circuit for providing a computer logic circuit with first and second voltages and an associated method

A universal interface circuit and an associated method are provided that can supply a computer logic circuit, such as the components mounted upon an adapter card, with first and second inputs having first and second predetermined voltage levels, respectively, based upon power drawn from both first and second supply voltages. The interface circuit typically includes a first power supply circuit for providing the first input having the first predetermined voltage level in response to the first supply voltage. Additionally, the interface surface includes a regulator for generating an output having the second predetermined voltage level in response to the first supply voltage. The interface circuit further includes a second power supply circuit for providing an output that also has the second predetermined voltage level, albeit in response to the second supply voltage. In order to divide the anticipated load between the first and second supply voltages, the regulator and the second power supply circuit cooperate to provide the second input having the second predetermined voltage level in instances in which the second supply voltage is present. The interface circuit provides for the universal operation of the computer logic circuit, however, in that the regulator will provide the second input having the second predetermined voltage level in a manner independent of the second power supply circuit in instances in which the second supply voltage is unavailable.
Owner:AVAGO TECH INT SALES PTE LTD

Microcomputer logic development device

A microcomputer logic development device realizing high speed sampling RAM monitoring by connecting an existing RAM measurement device, provided with a first block providing functions corresponding to a microcomputer core, a second block having functions corresponding to microcomputer resources, a bus connecting the first and second blocks, and a RAM measurement block provided with a common memory, connected with the bus and RAM measurement device, and realizing a RAM monitor function with respect to the first block, the RAM measurement block realizing a high speed RAM monitoring operation by dividing the timing for processing between the first block and common memory and the timing for processing between the common memory and RAM measurement device.
Owner:FUJITSU GENERAL LTD

Determining correct answers to tax and accounting issues arising from business transactions and generating accounting entries to record those transactions using a computerized logic implementation

Pertinent natural language authority documents are translated into corresponding statements in a system of predicate logic which statements are encoded into relations in a programming language. The authority documents are indexed into an electronic database to facilitate subsequent searching. User-entered query terms and / or query terms derived from pertinent prose are obtained, specifying at least one of a tax problem and an accounting problem; based on same, the electronic database is searched to locate applicable authority(ies). A comparison and inference engine executing on at least one hardware processor is activated to apply applicable relations in the programming language to a problem ascertainable from the query, to obtain a conclusion by applying derivation rules in the system of predicate logic. The conclusion is presented to a decision maker.
Owner:ORPHYS HENRY A

Authoring System for Subject Matter Experts (SMEs) to Develop a Computer-Based Question and Answer (QA) system for their Instructional Materials

InactiveUS20190026647A1Easily and quickly and effectively developFacilitate methodMachine learningElectrical appliancesThird partySubject-matter expert
The present invention is a system and method for subject matter experts (SME) to develop a computer-based Question and Answer (QA) system for their own instructional materials. The authoring system is made up of third party components that have been augmented with templates comprising content, component connections, and computer logic needed to develop a computer-based QA system for instructional materials. The invention employs a method to guide SMEs in using the authoring system to create a computer-based QA system. The resulting QA system uses learning resources to answer learner questions posed in natural language that relate to the learning objectives of the instructional materials, the type of knowledge the learner is seeking, and the type of learner to identify the intent behind learner questions. The authoring system and method greatly reduces the work of developing a computer-based QA system and improves its accuracy in answering questions about instructional materials.
Owner:SALISBURY MARK WAYNE

Sequential entangler of periodic photons in a single input and output mode

An apparatus providing an integrated waveguide device that creates entanglement between a sequence of periodically spaced (in time) photons in a single input and output mode. The invention comprises a polarization maintaining integrated waveguide chip containing a number of delay lines, integrated multimode interferometers with the potential for rapid switching, a polarization controller and off chip computer logic and timing.
Owner:THE UNITED STATES OF AMERICA AS REPRESETNED BY THE SEC OF THE AIR FORCE

Selective coloring of a drawing surface to indicate a logical grouping

A method, apparatus and computer-readable medium for managing visual representations of relationships between active graphical areas such as text fields in a GUI and underlying software objects is presented. In one embodiment, the method includes the steps of receiving, by computer logic, a selection of an object graphical depiction of a data source software object, wherein the data source software object supports a field that is represented by a field graphical depiction in a Graphical User Interface (GUI); and in response to receiving the selection of the object graphical depiction, altering a physical appearance of the field graphical depiction, wherein altering the physical appearance of the field graphical depiction illustrates, in the GUI, a logical relationship between the data source software object and the field.
Owner:IBM CORP

Spectrum analysis method of FPGA (Field Programmable Gate Array) digital logic signal

The invention relates to a spectrum analysis method of an FPGA (Field Programmable Gate Array) digital logic signal. The method comprises the following steps of implementing computer logic simulation on a logic function which occurs during the process of realizing an original digital logic signal Ls; converting the digital logic signal LS of computer logic simulation output to a digital signal Fs available for spectral analysis; implementing discrete Fourier transformation on the Fs to obtain a spectrum Ms(e<jw>) of the digital signal; actually outputting the logic function which occurs during the whole realization process of the digital logic signal Ls, and implementing actual spectral measurement on the FPGA digital logic function through a spectrum analyzer to obtain a spectrum Mr(e<jw>) of an actual output digital signal Fr; comparatively analyzing the Fs spectrum Ms(e<jw>) and the Fr spectrum Mr(e<jw>). According to the method, the analysis method of the digital logic signal is expanded from time domain to frequency domain; compared with a traditional analysis method of the digital logic signal, the method has the advantage of judging whether the digital logic signal quality, the digital logic function and the time sequence are correct or not by using a method of combining the frequency domain simulation of the digital logic signal and the spectrum analysis of the actual signal.
Owner:NANJING GUORUI ANTAIXIN TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products