A
data processing apparatus and method are provided for performing address translation in response to a memory access request issued by
processing circuitry of the
data processing apparatus and specifying a virtual address for a data item. Address translation circuitry performs an address translation process with reference to at least one descriptor provided by at least one
page table, in order to produce a modified memory access request specifying a
physical address for the data item. The address translation circuitry includes
page table walk circuitry configured to generate at least one
page table walk request in order to retrieve the at least one descriptor required for the address translation process. In addition, walk ahead circuitry is located in a path between the address translation circuitry and a memory device containing the at least one page table. The walk ahead circuitry comprises detection circuitry used to detect a memory page table walk request generated by the page table walk circuitry of the address translation circuitry for a descriptor in a page table. In addition, the walk ahead circuitry has further request generation circuitry which is used to generate a prefetch memory request in order to prefetch data from the memory device at a
physical address determined with reference to the descriptor requested by the detected memory page table walk request. This prefetched data may be another descriptor required as part of the address translation process, or may be the actual data item being requested by the
processing circuitry. Such an approach can significantly reduce latency associated with the address translation process.