Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

651results about "Circuit electrostatic discharge protection" patented technology

ESD protection devices and methods of making same using standard manufacturing processes

Devices capable of protecting electronic components during the occurrence of a disturbance event using printed circuit board manufacturing techniques. A three (3) layer structure is formed comprising a polymer-based formulation sandwiched between two electrode layers. The devices can be manufactured in panel form providing high quantities of devices which can be removed from the panel and applied directly to the component to be protected. Desired patterns can be formed on either one of the electrode layers by photo-etch techniques thereby providing a process that can be tailored to a large number of applications.
Owner:ELECTRONICS POLYMERS NEWCO

Display device

Provided is a display device including: a display panel; a chip on film (COF) coupled to the display panel; a flexible printed circuit board (FPCB) coupled to the chip on film, the flexible printed circuit board including a plurality of conductive layers and a plurality of insulating layers, the insulating layers being interposed between the conductive layers or being located at opposite sides of the flexible printed circuit board; and a protecting sheet at one side of the display panel and including a conductive region. One of the insulating layers at one side of the flexible printed circuit board is an opening region of the one of the insulating layers and exposes a corresponding one of the conductive layers to at least partially contact the conductive region.
Owner:SAMSUNG DISPLAY CO LTD

Circuit board for semiconductor package

A circuit board for semiconductor package is designed to provide a complete grounding with corresponding equipment in the manufacture of the semiconductor package based on a circuit board, thereby preventing a breakdown of the circuit board or semiconductor chip caused by electrostatic charges. The printed circuit board for semiconductor package includes: a resinous substrate; a chip mounting region formed on the top surface of the resinous substrate for mounting a semiconductor chip thereon; a plurality of fine circuit patterns radially disposed in the circumference of the chip mounting region and extending to the edge of the chip mounting region; a plurality of ball lands formed in an array on the bottom surface of the resinous substrate, to be fused to conductive balls; a conductive via hole connecting the circuit patterns on the top surface of the resinous substrate to the ball lands on the bottom surface of the resinous substrate; a cover coat applied to the top and bottom surfaces of the resinous substrate to protect the circuit patterns from an external environment and make the ball lands open to the exterior; and a means for removing electrostatic charges provided at the edge of the substrate and connected to the plural circuit patterns to remove electrostatic charges in the manufacture of semiconductors.
Owner:AMKOR TECH SINGAPORE HLDG PTE LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products