Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

63results about How to "Sufficient gain" patented technology

Control system and method for a universal power conditioning system

A new current loop control system method is proposed for a single-phase grid-tie power conditioning system that can be used under a standalone or a grid-tie mode. This type of inverter utilizes an inductor-capacitor-inductor (LCL) filter as the interface in between inverter and the utility grid. The first set of inductor-capacitor (LC) can be used in the standalone mode, and the complete LCL can be used for the grid-tie mode. A new admittance compensation technique is proposed for the controller design to avoid low stability margin while maintaining sufficient gain at the fundamental frequency. The proposed current loop controller system and admittance compensation technique have been simulated and tested. Simulation results indicate that without the admittance path compensation, the current loop controller output duty cycle is largely offset by an undesired admittance path. At the initial simulation cycle, the power flow may be erratically fed back to the inverter causing catastrophic failure. With admittance path compensation, the output power shows a steady-state offset that matches the design value. Experimental results show that the inverter is capable of both a standalone and a grid-tie connection mode using the LCL filter configuration.
Owner:VIRGINIA TECH INTPROP INC

Virtual antenna technology (VAT) and applications

Within an antenna array 120, the magnitude and phase of a relationship resulting from propagation delay between a sample taken at a first antenna 1 to a sample taken at a second antenna 2 at a different time is employed to derive a data value for a virtual antenna 3. Sub-patch antennas 203 perturbed in elevation are employed to expand the elevation range of acceptable gain. Multiple arrays each providing a separate radio frequency output are employed with digital beamform steering to a single point, together with low noise amplification at the feed point, to achieve sufficient gain with an acceptable total array size. A modular implementation with fiber transport is preferably used.
Owner:DAVIS MUNCK P C

Asymmetrically recessed high-power and high-gain ultra-short gate HEMT device

A high-power and high-gain ultra-short gate HEMT device has exceptional gain and an exceptionally high breakdown voltage provided by an increased width asymmetric recess for the gate electrode, by a composite channel layer including a thin indium arsenide layer embedded in the indium gallium arsenide channel layer and by double doping through the use of an additional silicon doping spike. The improved transistor has an exceptional 14 dB gain at 110 GHz and exhibits an exceptionally high 3.5-4 V breakdown voltage, thus to provide high gain, high-power and ultra-high frequency in an ultra-short gate device.
Owner:BAE SYST INFORMATION & ELECTRONICS SYST INTERGRATION INC

Touch panel, and input device and electronic apparatus each equipped with the touch panel

A touch panel includes: a first layer and a second layer that are arranged to face each other, with a predetermined gap being formed between the first layer and the second layer; a first resistance film that is formed on a surface of the first layer, the surface facing the second layer; a second resistance film that is formed on a surface of the second layer, the surface facing the first layer; and a power supply unit that is provided on the first resistance film. In this touch panel, the first resistance film and the second resistance film form an antenna.
Owner:FUJITSU COMPONENENT LTD

High-swing folded cascode having a novel gain-boost amplifier

ActiveUS20060091952A1Increase voltage headroomMaximizes available dynamic rangeDifferential amplifiersDc-amplifiers with dc-coupled stagesCascodeEngineering
A circuit topology for gain boosted high-swing folded cascode has been improved to maximize the available dynamic range in applications having low supply voltage requirements. The circuit includes an improved gain boost amplifier that maximizes the available dynamic range for applications having low supply voltage requirements. The improved gain boosting amplifier includes a differential pair of input transistors connected to a current mirror, wherein a pair of current sources supply current to each lead of the current mirror. One lead of the current mirror is level-shifted by a transistor coupled to another current source, wherein the coupling of the transistor and the current source form the output of the amplifier. Effectively, the amplifier consists of an effective level shift and a series common-drain, common-gate amplifier. A reduction in transconductance gm from the series combination is compensated by a current mirror ratio (K:1) between the level shift and the common-drain, common-gate amplifier. Specifically, the size of one of the transistors in the differential pair is a multiple integer (K) times the size of the other transistor in the differential pair. In addition, the size of one of the transistors in the current mirror is a multiple integer (K) times the size of the other transistor in the current mirror. Moreover the amount of current supplied by the second current source is a multiple integer (K) times the amount of current provided by the first current source.
Owner:TEXAS INSTR INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products