Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

127results about How to "Longer held" patented technology

Method of performing a gaze-based interaction between a user and an interactive display system

The invention describes a method of performing a gaze-based interaction between a user (1) and an interactive display system (2) comprising a three-dimensional display area (D) in which a number of physical objects (10, 11, 12, 13, 14, 15, 16) is arranged, and an observation means (3), which method comprises the steps of acquiring a gaze-related output (30) for the user (1) from the observation means (3), determining a momentary gaze category (Go, Gdw, Gbo, Gnr) from a plurality of gaze categories (Go, Gdw, Gbo, Gnr) on the basis of the gaze-related output (30); and continuously generating display area feedback according to the momentary determined gaze category (Go, Gdw, Gbo, Gnr). The invention further describes an interactive display system (2) comprising a three-dimensional display area (D) in which a number of physical objects (10, 11, 12, 13, 14, 15, 16) is arranged, an observation means (3) for acquiring a gaze-related output (30) for a user (1), a gaze category determination unit (22) for determining a momentary gaze category (Go, Gdw, Gbo, Gnr) from a plurality of gaze categories (Go, Gdw, Gbo, Gnr) on the basis of the gaze-related output (30); and a feedback generation unit (25) for continuously generating display area feedback (29) according to the momentary determined gaze category (Go, Gdw, Gbo, Gnr).
Owner:KONINKLIJKE PHILIPS ELECTRONICS NV

Semiconductor device

An object is to provide a semiconductor device with a novel structure in which stored data can be held even when power is not supplied and there is no limit on the number of write operations. The semiconductor device includes a first memory cell including a first transistor and a second transistor, a second memory cell including a third transistor and a fourth transistor, and a driver circuit. The first transistor and the second transistor overlap at least partly with each other. The third transistor and the fourth transistor overlap at least partly with each other. The second memory cell is provided over the first memory cell. The first transistor includes a first semiconductor material. The second transistor, the third transistor, and the fourth transistor include a second semiconductor material.
Owner:SEMICON ENERGY LAB CO LTD

Programmable logic device

A PLD in which a configuration memory is formed using a nonvolatile memory with a small number of transistors and in which the area of a region where the configuration memory is disposed is reduced is provided. Further, a PLD that is easily capable of dynamic reconfiguration and has a short startup time is provided. A programmable logic device including a memory element, a selector, and an output portion is provided. The memory element includes a transistor in which a channel is formed in an oxide semiconductor film, and a storage capacitor and an inverter which are connected to one of a source and a drain of the transistor. The inverter is connected to the selector. The selector is connected to the output portion.
Owner:SEMICON ENERGY LAB CO LTD

Method for driving semiconductor device

A semiconductor device includes a nonvolatile memory cell including a writing transistor including an oxide semiconductor, a reading transistor including a semiconductor material different from that of the writing transistor, and a capacitor. Data is written to the memory cell by turning on the writing transistor so that a potential is supplied to a node where a source electrode of the writing transistor, one electrode of the capacitor, and a gate electrode of the reading transistor are electrically connected, and then turning off the writing transistor so that a predetermined potential is held in the node. Data is read out from the memory cell by supplying a precharge potential to a bit line, stopping the supply of the potential to the bit line, and determining whether the potential of the bit line is kept at the precharge potential or decreased.
Owner:SEMICON ENERGY LAB CO LTD

Pulse signal output circuit and shift register

A transistor whose channel region includes an oxide semiconductor is used as a pull down transistor. The band gap of the oxide semiconductor is 2.0 eV or more, preferably 2.5 eV or more, more preferably 3.0 eV or more. Thus, hot carrier degradation in the transistor can be suppressed. Accordingly, the circuit size of the semiconductor device including the pull down transistor can be made small. Further, a gate of a pull up transistor is made to be in a floating state by switching of on / off of the transistor whose channel region includes an oxide semiconductor. Note that when the oxide semiconductor is highly purified, the off-state current of the transistor can be 1 aA / μm (1×10−18 A / μm) or less. Therefore, the drive capability of the semiconductor device can be improved.
Owner:SEMICON ENERGY LAB CO LTD

Semiconductor device

A semiconductor device including a non-volatile memory cell including a writing transistor which includes an oxide semiconductor, a reading transistor which includes a semiconductor material different from that of the writing transistor, and a capacitor is provided. Data is written or rewritten to the memory cell by turning on the writing transistor and supplying a potential to a node where a source electrode (or a drain electrode) of the writing transistor, one electrode of the capacitor, and a gate electrode of the reading transistor are electrically connected to each other, and then turning off the writing transistor so that the predetermined amount of charge is held in the node. Further, when a transistor whose threshold voltage is controlled and set to a positive voltage is used as the reading transistor, a reading potential is a positive potential.
Owner:SEMICON ENERGY LAB CO LTD

Delayed gelling starch compositions

ActiveUS20130236624A1Flexibility to manufacturer's processingLonger heldMilk preparationBakery productsAlant starchChemistry
The present application is related to starches that exhibit delayed gelling. In one embodiment, the application is related to compositions of a degraded gelling starch having a stabilizing group. A delayed gelling starch comprises a starch base material and a stabilization agent. Food products may comprise the delayed gelling starch.
Owner:CORN PROD DEV INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products