Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

32 results about "Delay encoding" patented technology

In telecommunications, delay encoding is the encoding of binary data to form a two-level signal where a "0" causes no change of signal level unless it is followed by another "0" in which case a transition to the other level takes place at the end of the first bit period; and a "1" causes a transition from one level to the other in the middle of the bit period. Delay encoding is used primarily for encoding radio signals because the frequency spectrum of the encoded signal contains less low-frequency energy than a conventional non-return-to-zero signal and less high-frequency energy than a biphase signal. Delay encoding is an encoding using only half the bandwidth for biphase encoding but features all the advantages of biphase encoding: To be rewritten: It is guaranteed to have transitions every other bit, meaning that decoding systems can adjust their clock/DC threshold continuously. One drawback is human readability. Delay encoding is also known as Miller encoding. <US Pat. # 3,108,261> Some RFID cards, in particular EPC UHF Gen 2 RF cards, use a variant called "Miller sub-carrier coding".

Decoding a Concatenated Convolutional-Encoded and Block Encoded Signal

Encoded symbols of a concatenated convolutional-encoded and block encoded signal are presented to a conventional first stage of a concatenated decoder, comprising in sequence a soft metric generator, a Viterbi decoder, a first de-interleaver and a first block decoder such as a Reed-Solomon decoder. The encoded symbols are also presented to a delay chain to produce progressively delayed encoded symbols. Where an output block of the conventional decoder is indicated as being a valid codeword by the first block decoder, the bytes in this block are marked as being correct. These bytes that are known to be correct are then used after interleaving and serialisation as known bits input to a second stage of the decoder process operating on the delayed encoded symbols and incorporating a modified soft metric generator constrained by the known bits. This process can be extended to further iterations as required. A modified Viterbi decoder, which is also constrained by the known bits, may also be used in the second and subsequent iterative stages.
Owner:MK SYST USA INC

Electromagnetic type vibroseis parallel stimulation collecting and mixing record separating method

The invention relates to an electromagnetic type vibroseis parallel stimulation collecting and mixing record separating method. The method comprises the steps that focus points and an observing system are designed according to a common single focus collecting method, and the number n of vertical stacking times is determined through the experiment to serve as the number of focuses of parallel stimulation; n electromagnetic type vibroseises are arranged on the n focus points along a measuring line, the initial phase and stimulation delay encoding is carried out on scanning signals, the n focuses can be stimulated n times nearly at the same time, and n mixing records are obtained; the n focuses are integrally moved to the subsequent n focus points along the measuring line, and parallel stimulation continues to be carried out. Compared with an existing common single focus collecting method, if n focus parallel stimulation is utilized, a same number of focus points are collected, the work finishing time is 1/n of the working finishing time of the common single focus collecting method, and in other words, the production efficiency is improved by n times. Production efficiency is greatly improved, effective signals in the obtained single focus records are clear, and waveforms are consistent. The vibroseis earthquake exploring working efficiency can be improved, and the construction cost of the field earthquake exploring is greatly reduced.
Owner:JILIN UNIV

Optical fiber array neutron position sensitiveness detection system and method based on delay encoding

The invention relates to an optical fiber array neutron position sensitiveness detection system and method based on delay encoding. The delay encoding is performed through pulse fluorescence signals sent by different lengths of optical fibers and having the effect on a neutron and a scintillator, so that the arrival times of pulse fluorescence signals transmitted by different lengths of optical fibers arriving at a rear-end photoelectric detector can be different. Therefore, the pulse fluorescence signals transmitted by the optical fibers can be confirmed by measuring the time differences of multiple pulse current signals output by the photoelectric detector and combining an encoding technology, finally the neutron acting position is determined according to the signals transmitted by the optical fibers, and time information can be determined according to the arrival time of the first pulse current signal and through back-stepping of the obtained neutron acting position. By adopting the method, an original multi-path paralleling signal reading mode can be changed into a single-channel serial signal reading mode, and accordingly a neutron acting position and time united measurement system is remarkably simplified.
Owner:NORTHWEST INST OF NUCLEAR TECH

Signaling code encoding method applied to broadcast communication system and corresponding decoding method

The invention provides a signaling code encoding method applied to a broadcast communication system and a corresponding decoding method. Used code words for signaling code encoding are LDPC code wordswhich have a code length of N and an information bit length of K and are of a raptor-like structure. Generally, when noise exceeds a threshold that the code words can be decoded, a signaling code ina system completely cannot normally work and the system can be in a non-working state, but according to the signaling code encoding method applied to the broadcast communication system and the corresponding decoding method which are provided by the invention, when the noise exceeds the threshold that the code words can be decoded, superposition decoding is started up, after superposition encodingis successful in decoding, constantly changeable bits are decoded according to inconstantly changeable bits, and finally, all the word codes can be successfully decoded. A case that the system cannotnormally work when receiving the first several frames of data can be caused, but after sufficient frames, the system can normally work, so that noise resistance performance of the system is greatly improved.
Owner:SHANGHAI JIAO TONG UNIV

Parallel pseudo CSD encoder for variable coefficient multiplier

The invention relates to the technical field of integrated circuits, in particular to a parallel pseudo CSD encoder for a variable coefficient multiplier. The parallel pseudo CSD encoder comprises an arithmetic logic circuit and an output logic circuit. The input end of the arithmetic logic circuit is connected with external input data, and the output end of the arithmetic logic circuit is connected with the first input end of the output logic circuit. The second input end of the output logic circuit is connected with external input data, and the output end of the output logic circuit is connected with the coefficient input end of a backward-stage multiplier. The parallel pseudo CSD encoder has the advantages that it is ensured that a code system formed after pseudo CSD encoding has the same nonzero digit number as a traditional CSD encoding, and meanwhile the parallel arithmetic logic is adopted to eliminate carry transmission logic produced in the traditional CSD encoding process, so that the pseudo CSD encoder arithmetic speed is increased, the parallel pseudo CSD encoder is unrelated with the binary digit bit length needing to be encoded, the fixed-delay encoding circuit is formed, and the data throughput of the pseudo CSD encoder is greatly improved. The parallel pseudo CSD encoder is especially applicable to variable coefficient multipliers.
Owner:UNIV OF ELECTRONICS SCI & TECH OF CHINA

Optimal Fitting Method and System of Propagation Matrix Modulus Based on Differential Evolution Algorithm

The present invention relates to a propagation matrix modulus optimization fitting method and system based on differential evolution algorithm, comprising: determining target fitting accuracy tol and fitting frequency range; determining the range of pole numbers; determining the range of delay τ; The range of τ determines the maximum value of the delay encoding vector; the maximum value of the pole number encoding vector is determined based on the range of the number of poles; the number of solutions is determined to be N; the relevant parameters in the initial iteration process are initialized; the iterative calculation is performed based on the relevant parameters; The solution x in the population with the smallest δ * , get the number of poles and delays it contains, and perform the above steps to get new poles; according to the number of poles, delays and new poles obtained by the above steps, use vector fitting technology to calculate the modulus of the propagation function matrix Fitting, calculate the fitting error, and output the fitting result and fitting error. The above-mentioned method in the present invention introduces a differential evolution algorithm, which can solve this nonlinear optimization problem well, and improves efficiency.
Owner:NORTH CHINA ELECTRIC POWER UNIV (BAODING)

A Parallel Pseudo-CSD Encoder for Variable Coefficient Multipliers

The invention relates to the technical field of integrated circuits, in particular to a parallel pseudo-CSD encoder used for variable coefficient multipliers. The parallel pseudo-CSD encoder of the present invention comprises an operation logic circuit and an output logic circuit; the input terminal of the operation logic circuit is connected with external input data, and its output terminal is connected with the first input end of the operation logic circuit; the output terminal of the output logic circuit The second input terminal is connected to external input data, and its output terminal is connected to the coefficient input terminal of the subsequent multiplier. The beneficial effect of the present invention is that while ensuring that the code system after the pseudo-CSD encoding has the same number of non-zero bits as the traditional CSD encoding, parallel operation logic is used to eliminate the carry propagation logic generated in the traditional CSD encoding process, thereby improving the pseudo-CSD The operation speed of the encoder makes it irrelevant to the length of binary digits to be encoded, and belongs to a fixed-delay encoding circuit, which greatly improves the data throughput capability of the pseudo-CSD encoder. The invention is especially applicable to parallel pseudo-CSD encoders with variable coefficient multipliers.
Owner:UNIV OF ELECTRONICS SCI & TECH OF CHINA

Separation Method of Electromagnetic Vibroseis Parallel Excitation Acquisition and Hybrid Recording

InactiveCN103984025BImproving the efficiency of seismic exploration workReduce construction costsSeismic signal processingWork timeDelay encoding
The invention relates to an electromagnetic type vibroseis parallel stimulation collecting and mixing record separating method. The method comprises the steps that focus points and an observing system are designed according to a common single focus collecting method, and the number n of vertical stacking times is determined through the experiment to serve as the number of focuses of parallel stimulation; n electromagnetic type vibroseises are arranged on the n focus points along a measuring line, the initial phase and stimulation delay encoding is carried out on scanning signals, the n focuses can be stimulated n times nearly at the same time, and n mixing records are obtained; the n focuses are integrally moved to the subsequent n focus points along the measuring line, and parallel stimulation continues to be carried out. Compared with an existing common single focus collecting method, if n focus parallel stimulation is utilized, a same number of focus points are collected, the work finishing time is 1 / n of the working finishing time of the common single focus collecting method, and in other words, the production efficiency is improved by n times. Production efficiency is greatly improved, effective signals in the obtained single focus records are clear, and waveforms are consistent. The vibroseis earthquake exploring working efficiency can be improved, and the construction cost of the field earthquake exploring is greatly reduced.
Owner:JILIN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products