Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

220 results about "Cycle slip" patented technology

Cycle slip detection using low pass filtering

A cycle slip detector and detection method for a phase comparison circuit are provided. The cycle slip detector includes a cycle slip detection filter possessing a predetermined filter bandwidth and a predetermined high frequency cut-off. The cycle slip detection filter receives a phase difference generated by the phase comparison circuit and transforms the phase difference into a filtered phase difference. The cycle slip detector further includes a compensator communicating with the cycle slip detection filter. The compensator compensates the magnitude based on a predetermined compensation response. The cycle slip detector further includes a cycle slip occurrence detector communicating with the compensator. The cycle slip occurrence detector compares a compensated magnitude of the filtered phase difference to a predetermined cycle slip threshold and generates a cycle slip output if the compensated magnitude exceeds the predetermined cycle slip threshold.
Owner:ROCKWELL COLLINS INC

A CORS base station cycle slip detection and repair method

The invention discloses a continuous operational reference system (CORS) base station cycle slip detection and recovering method, which comprises the following steps that: firstly, an ionized layer residual method is used for carrying out cycle slip detection, a satellite with the cycle slip and the corresponding observation value are determined, then, a single-epoch dual-frequency observation equation is built according to the cycle slip detection results, the single-epoch dual-frequency observation equation is divided into two types, the first type is cycle-slip-free observation equations, the second type is cycle slip observation equations, the cycle slip generated by a non-reference satellite is used as a gross error, the cycle slip generated by a reference satellite is used as a system error, the first type observation equations are used for carrying out parameter estimation, the cycle slip of the reference satellite is determined, the estimated parameters are introduced into thesecond type observation equations, correction numbers are calculated, the cycle slip values of the reference satellite are obtained, and finally, the cycle slip base station observation data is recovered according to the relationship between the base lines in a CORS triangular net. Because the error time strong correlation of the precise coordinate, the dual-frequency convection layer, the ionized layer and the like is directly utilized, the cycle slip detection and recovery can be precisely carried out.
Owner:SOUTHEAST UNIV

Method for detecting and restoring cycle slip of GPS (Global Positioning System) carrier phase under dynamic environment

The invention discloses a method for detecting and restoring the cycle slip of a GPS (Global Positioning System) carrier phase under dynamic environment, comprising the steps of: carrying out difference kalman filtering calculation by utilizing a double-difference code pseudo-range observed quantity so as to obtain two epoch GPS receiver coordinates; constructing a carrier phase cycle slip detection equation by utilizing the two epoch GPS receiver coordinates and two epoch double-difference carrier phase observed quantities, calculating the equation and computing a residual error RMS (Root Mean Square) value; comparing the residual error RMS value with a set threshold, if the residual error RMS is greater than the set threshold, determining that the cycle slip occurs, selecting a satellite combination with the minimum residual error as a combination without the cycle slip by taking five satellites as a combination so as to restore the cycle slip, and then ending; if the residual error RMS value is less than or equal to the set threshold, comparing the result deltaX of the calculated cycle slip detection equation with the set threshold, if the result deltaX is less than the set threshold, determining that no cycle slip occurs and exiting the cycle slip detection process; and if the result deltaX is greater than the set threshold, determining that the cycle slip can not be detected and quitting from the cycle slip detection process.
Owner:INST OF MICROELECTRONICS CHINESE ACAD OF SCI

Positioning method for Beidou short baseline single frequency single epoch solution

The invention discloses a positioning method for Beidou short baseline single frequency single epoch solution. The method comprises steps of (1) Beidou single frequency pseudorange single point positioning, (2) data preprocessing, (3) establishment of a Kalman filter precision n-dimension dynamic model based on prior historical data and consideration of influences of a signal-to-noise ratio and asatellite elevation angle on an observation value, (4) model initialization, (5) Beidou single-frequency part ambiguity estimation to obtain a fixed value of each hierarchical ambiguity, (6) cycle-slip epoch-by-epoch detection in combination of the single-frequency ambiguity fixed value and an updating value, and (7) baseline vector calculation and coordinate covariance matrix updating based on the fixed ambiguity, and back substitution to a carrier phase observation equation after the ambiguity is fixed to obtain a baseline vector. The method can automatically eliminate the influences of tropospheric errors and multipath errors in real time, and realize accurate fixation of Beidou single frequency ambiguity. While the real-time performance and the precision of monitoring are ensured, themonitoring cost is greatly reduced, and promotion and application of the Beidou positioning technology is facilitated.
Owner:CHINA RAILWAY DESIGN GRP CO LTD

GPS (global positioning system) dual-frequency non-difference cycle slip detecting and restoring method and device

InactiveCN104749594AMeet the needs of high-precision positioningImprove the success rate of cycle slip detectionSatellite radio beaconingDual frequencySlide window
The invention discloses a GPS (global positioning system) dual-frequency non-difference cycle slip detecting and restoring method and device. The method includes: reading a GPS observing value, and generating first detection quantity and second detection quantity according to the GPS observing value; utilizing a self-adaptive sliding window model to smooth the first detection quantity, adjusting the first detection quantity after being smoothed according to a first cycle slip judgment threshold value for cycle slip detection to acquire a first detection result; utilizing a epoch difference-solving method for difference solving of the second detection quantity to generate third detection quantity, and performing cycle slip detection on the third detection quantity to acquire a second detection result; analyzing the first detection result and the second detection result, and calculating the first detection quantity and the second detection quantity at a cycle slip epoch to acquire a first cycle slip value and a second cycle slip value; restoring the GPS observing value according to the cycle slip values. By the GPS dual-frequency non-difference cycle slip detecting and restoring method and device, cycle slip detection success rate and cycle slip restoring accuracy can be improved, so that needs on high-accuracy positioning of GPS navigation can be met, and small cycle slip, big cycle slip, special cycle slip and continuous cycle slip can be detected and restored.
Owner:WUHAN UNIV

Cycle slip detection for timing recovery

A method and an arrangement for cycle slip detection for timing recovery of a received analog signal comprising asynchronously sampled digital data are recommended. More specifically a fully digital implementation of a timing recovery control loop using a technique known as interpolated timing recovery and improved cycle slip detection as well as improved cycle slip correction based on said cycle slip detection are recommended. The method comprises the steps of using an output signal of the loop filter in the control loop for timing recovery, generating averaged timing error values from said filtered timing error signal and accumulating changes of the averaged timing error values in adjacent blocks of samples which exceed a first threshold. Accumulated averaged timing error changes of adjacent blocks which exceed a second threshold are then declared as cycle slip and the number of cycle slips is determined by a third threshold being a tolerance threshold. Furthermore, a first-in, first-out memory is provided for sample insertion or deletion, which means that a sample insertion or sample deletion takes place in the sample domain with increased reliability and an improved method for cycle slip detection is recommended due to increased robustness against noise and inappropriately chosen timing loop parameters, which is also applicability for systems with frequency-offsets. The method and a corresponding arrangement are applicable for timing recovery of signals having high intersymbol interference, low signal to noise ratio and frequency offset as e.g. provided by reading a high-density data storage medium or received by mobile phone.
Owner:MAGNOLIA LICENSING LLC

GNSS maneuvering satellite orbit determination method with additional clock error model constraint

ActiveCN110231037AAvoid certain effectsImproving the Accuracy of Track Radial Orbit DeterminationInstruments for comonautical navigationSatellite radio beaconingObservation dataAmbiguity
The invention discloses a GNSS (Global Navigation Satellite System) maneuvering satellite orbit determination method with additional clock error model constraint, comprising the steps of: acquiring observation data of an observation station; 2) eliminating observation data after maneuvering, and performing dynamic precision orbit determination calculation on arc sections before and during maneuvering; 3) extracting estimation values of a satellite clock error before maneuvering, an ambiguity, a receiver clock error during maneuvering, a ZTD (Zenith Tropospheric Delay) and an ISB (Inter-SystemBias) parameter; 4) establishing a clock error forecasting model based on the estimation value of the satellite clock error before maneuvering; 5) fixing the receiver clock error, the ambiguity without cycle slip, the ZTD and the ISB parameter, adding constraint of the clock error forecasting model, and performing orbit determination calculation on a satellite orbit during maneuvering by adoptinga reverse dynamic precision single-point positioning method; and 6) iteratively solving position parameters of the maneuvering satellite at the current epoch until the position parameters are converged, and performing solving at the next epoch. According to the GNSS maneuvering satellite orbit determination method of the invention, through introduction of the satellite clock error forecasting model constraint, the correlation between satellite orbit radial direction and the satellite clock error can be greatly weakened, and the orbit radial direction orbit determination precision of the maneuvering satellite is effectively improved.
Owner:WUHAN UNIV

Cycle-slip resilient iterative data storage read channel architecture

According to one embodiment, a magnetic medium's readback signal samples are processed iteratively to provide a slip-resistant read channel by feeding the decoder output decisions back to the read channel front end where they are used to drive the decision-aided digital signal processing functions and control loops. Since data decisions provided by the decoder are typically more reliable than those provided by the detector, a significant performance improvement is obtained. A more reliable operation of the digital front-end signal processing functions in turn allows improvements to the reliability of the decoded data. Usage of Error Correcting Code (ECC) schemes that are soft decodable makes the read channel technique, described according to various embodiments herein, particularly efficient.
Owner:IBM CORP

QAM phase error detector

The present invention relates to a method for reducing cycle slips in a carrier recovery loop for a phase detector, the method comprising the steps of receiving an input signal consisting of samples, each received sample having an in-phase (I) and quadrature-phase (Q) component, providing the input signal to a phase error estimator adapted to determine a phase error estimate, providing the phase error estimate to a loop filter, and forming an output signal from the carrier recovery loop by subtracting an output from the loop filter from the input signal, wherein the phase error estimate is determined based on a combination of the amplitude and phase of the samples and a probability measure for a specifically transmitted symbol, thereby improving phase tracking performance of the carrier recovery loop.Advantages with the present invention includes reduction of cycle slips without using a high performance, and expensive, hardware solution, at the same time as it is possible to suppress the effects of decision errors which enables higher gain, thereby giving an improvement in Bit Error Rate (BER) in low SNR conditions.The present invention also relates to a corresponding phase detector
Owner:ADVANTECH WIRELESS TECH USA INC

Satellite navigation positioning carrier phase cycle slip rehabilitation method

The invention discloses a cycle slip repair method of carrier phase in the satellite navigation positioning, belonging to the technical field of satellite navigation positioning and relating to the cycle slip repair method of a positioning receiver based on the carrier phase positioning process. The phase observation values of n epochs of carriers before the occurrence of the cycle-slip are selected to constitute a sequence (Xt), the (Xt) is firstly carried out with the modeling to obtain a forecast value x n plus 1 of the trend component and a first residual sequence (Yt); the first residual sequence (Yt) is then carried out with the modeling to obtain the forecast value y n plus 1 of the periodic component and a second residual sequence (Zt); then the second residual sequence (Zt) is carried out with the modeling to obtain the forecast value z n plus 1 containing the random component; the corresponding inverse transformation is finally carried out according to the forecast values obtained by various models, thereby obtaining the forecast value x n plus 1 of the carrier phase of the n plus 1st epoch at the occurrence of the cycle-slip and further completing the repair of the cycle-slip. The cycle slip repair method does not need the additional auxiliary information and can rapidly and accurately complete the cycle slip repair. The cycle slip repair method can rapidly, conveniently and reliably realize the high-precision positioning of the carrier phase measurement and can be widely applied in a high-precision navigation positioning system.
Owner:INST OF ELECTRONICS & INFORMATION ENG IN

Pll cycle slip compensation

Phase-reset circuits provide first and second frequency-divided input signals to a phase / frequency detector (PFD) used in a phase-locked loop (PLL). The phase-reset circuits receive first and second input signals, with the first input signal usually serving as a reference signal against which the PLL adjusts the second input signal. The PFD generates control signals based on the phase difference between the frequency-divided input signals. Normally, the phase-reset circuits frequency divide the first and second input signals using divisors N and M, respectively. If other circuitry detects that the PFD has missed a clock cycle in the first or second clock-divided input signals, the corresponding phase-reset circuit alters its divider so that the next clock edge on the corresponding input signal clocks through to the PFD. This causes the PFD to quickly set its affected control signal to what it would have been had the clock cycle not been missed.
Owner:ERICSSON INC

Cycle-slip resilient iterative data storage read channel architecture

In one embodiment, a system for cycle-slip resilient iterative read channel operation includes a processor and logic integrated with and / or executable by the processor. The logic is configured to, in an iterative process until a maximum number of iterations has been reached or a valid codeword is produced, execute cycle-slip detection on signal samples to detect one or more cycle-slip events. Also, the logic is configured to selectively alter a timing estimate driving a phase-locked loop (PLL) during any time interval determined to experience a cycle slip in a first pass as indicated by one or more cycle-slip pointers. Additionally, the logic is configured to generate a set of decisions provided by a detector and generate a set of decisions provided by a decoder. Moreover, the logic is configured to output decoding information relating to the signal samples in response to a decoding algorithm producing a valid codeword.
Owner:INT BUSINESS MASCH CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products