Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

38results about How to "Improve bonding accuracy" patented technology

Integrated circuit chips visual aligning method

It is an integration circuit chip vision aligning method belonging to integration circuit chip seal method, which comprises the following steps: to select sample from the lead wire frame and chip; to get the sample measurement coordinates by image process and to measure the defect chip by image constant moment; to get the chip position transformation parameters to get the coordinates; to get the sample non-linear error by minus measurement coordinates from computation coordinates till the error is within the permitted value; finally to transform the bonding arranged coordinates into bonding workbench displacement coordinates.
Owner:HUAZHONG UNIV OF SCI & TECH

Vacuum apparatus, substrate alignment apparatus, and method of forming pre-bonded wafer

The invention provides a vacuum apparatus, a substrate alignment apparatus, and a method of forming a pre-bonded wafer. The vacuum apparatus includes an upper fixing module, a lower fixing module, anda vacuum module. The vacuum module is configured to form a vacuum cavity between the upper fixing module and the lower fixing module after an upper substrate is aligned with a lower substrate. The vacuum module includes a housing, a sealing module, and a vacuum interface. The housing has an opening and is configured to sleeve the outer sides of the upper fixing module and the lower fixing modulein a manner that the opening is arranged upwards. The sealing module is disposed between the upper fixing module and the housing to seal the upper fixing module and the housing to form a sealed cavity. The vacuum interface penetrates through the sidewall of the housing and provides a vacuum input for the sealed cavity to form a vacuum cavity. The vacuum apparatus eliminates a spacer structure between two substrates and avoids a series of alignment and bonding errors introduced by the spacer.
Owner:SHANGHAI MICRO ELECTRONICS EQUIP (GRP) CO LTD

BTO intelligent correction device and method of full-automatic lead bonding machine

ActiveCN113681146ARealize real-time intelligent correctionDoes not interfere with normal bonding motion operationSolid-state devicesSemiconductor/solid-state device manufacturingLead bondingOptic system
The invention relates to a BTO intelligent correction device and method of a full-automatic lead bonding machine. The full-automatic lead bonding machine comprises a workbench for bearing a chip workpiece, a bonding head provided with a chopper, and an imaging optical system. The BTO intelligent correction device comprises a basic mark point, a detector and a difference value correction system, wherein the basic mark point is arranged on the workbench and used for being aligned and identified by the imaging optical system to serve as an original point of a plane coordinate system; the detector is arranged at a theoretical BTO position, away from the basic mark point, on the workbench and used for detecting the distance between the detector and the chopper and generating an electric signal through induction when the chopper moves to an adjacent position above the detector; and the difference value correction system is used for pre-storing theoretical position coordinates when the chopper is induced, calculating a difference value between actual position coordinates and the theoretical position coordinates when the chopper is induced, obtained by the imaging optical system, and obtaining a BTO deviation value for performing compensation correction. The device is simple and small in structure, no extra equipment is added, the BTO deviation can be automatically corrected in real time, and the bonding precision of the chopper is improved.
Owner:NINGBO SHANGJIN AUTOMATION TECH CO LTD

Device and method for compensating wedge-shaped error in wafer bonding

The invention discloses a device and a method for compensating a wedge-shaped error in wafer bonding, and belongs to the field of semiconductor wafer processing. The device comprises an upper bearingtable and a lower bearing table, a first adsorption device is arranged on the lower bearing table, a gasket is arranged on the upper surface of the lower bearing table, the gasket is connected with agasket driving device, and a lifting and angle adjusting device is arranged on the lower surface of the lower bearing table; the upper bearing table comprises an inner frame and an outer frame, the edge area of the inner frame is located above the outer frame, the inner frame is connected with the outer frame in a floating mode through a gravity balance device, a plurality of capacitance sensors are arranged on the edge area of the inner frame, and a second adsorption device is arranged on the inner frame. According to the invention, the wedge-shaped error between an upper wafer and a lower wafer is eliminated by adopting a wedge-shaped error compensation method, so that the two unparallel wafers are three-dimensionally parallel, and finally, the effect of improving the wafer bonding precision is achieved.
Owner:BEIJING U PRECISION TECH

A wire bonding fixture

The invention discloses a wire bonding clamp which comprises a fixed shaft, a gear box, a pinion, a bull wheel, a small shaft and a big shaft, wherein one end of the fixed shaft is connected with an equipment working platform, the other end of the fixed shaft is connected with the gear box, the bull wheel is meshed with the pinion, the small shaft and the big shaft are respectively center shafts of the pinion and the bull wheel, the bull wheel and the pinion are embedded inside the gear box, the end face of the bull wheel is provided with a bull wheel lug boss, and the end face of the bull wheel lug boss is provided with uniformly-distributed through holes for fixing a device to be clamped. The bull wheel is driven to rotate through rotation of the pinion, and the bull wheel drives the device fixed on the bull wheel to rotate simultaneously so that the device is switched into the next working face. The invention realizes continuous switching of a plurality of side surfaces in a three-dimensional space of the device, and avoids multiple times of installation of the device, thus suspend time of the wire bonding clamp is greatly saved and production efficiency is increased. The clamp is convenient and simple in operation; and processing precision is increased, and better welding quality is ensured.
Owner:BEIJING MXTRONICS CORP +1

Apparatus and method for compensating wedge errors in wafer bonding

The invention discloses a device and a method for compensating wedge-shaped errors in wafer bonding, belonging to the field of semiconductor wafer processing. The device includes an upper bearing platform and a lower bearing platform, the lower bearing platform is provided with a first adsorption device, the upper surface of the lower bearing platform is provided with a gasket, and the gasket is connected with a gasket driving device, and the The lower surface of the lower bearing platform is provided with a lifting and angle adjustment device; the upper bearing platform includes an inner frame and an outer frame, the edge area of ​​the inner frame is located above the outer frame, and the inner frame is connected to the outer frame through a gravity balance device. The outer frame is floatingly connected, a plurality of capacitive sensors are arranged on the edge area of ​​the inner frame, and a second adsorption device is arranged on the inner frame. The invention adopts the method of wedge error compensation to eliminate the wedge error between the upper and lower wafers, so that two non-parallel wafers can achieve three-dimensional parallelism, and finally achieve the effect of improving wafer bonding precision.
Owner:BEIJING U PRECISION TECH

A chip bonding device and method

The invention discloses a chip bonding device and method. The chip bonding device comprises a chip supply unit, a chip pickup unit, a chip measurement unit, a chip temporary load-bearing unit and a chip bonding unit which are correspondingly arranged in sequence, wherein the chip temporary load-bearing unit comprises a load-bearing rotary table and bonding hands distributed on the load-bearing rotary table along the circumferential direction, the chip pickup unit picks up a chip on the chip supply unit, the chip is subjected to alignment through the chip measurement unit and then transferred to the bonding hand, and the bonding hand receives the chip and transfers the chip to a substrate borne on the chip bonding unit for bonding. The chip bonding device is applicable to a chip mounting mode with the chip facing upwards and a chip mounting mode with the chip facing downwards, and expands the application range of the equipment; the bonding hands are driven to transmit the chips throughthe load-bearing rotary table so as to save the transmission time, and the plurality of bonding hands operate simultaneously so as to improve the production rate; and the chip is aligned through the chip measurement unit, and the chip supply unit is provided with a separation detection system, so that the position of the chip is aligned, and the bonding accuracy is improved.
Owner:SHANGHAI MICRO ELECTRONICS EQUIP (GRP) CO LTD

Wafer bonding dynamic calibration method and device

The invention discloses a wafer bonding dynamic calibration method and device, and the method comprises the steps: transmitting a wafer to a corresponding wafer slide device, and obtaining wafer information which comprises an alignment mark position under a wafer coordinate system; whether the positions of the alignment mark recognition device and the calibration mark are aligned with the alignment mark position of the corresponding wafer or not is judged, if not, the alignment mark recognition device and the calibration mark are controlled to move to be aligned with the alignment mark of the corresponding wafer, and then the deviation value of the alignment mark recognition device is calibrated through the calibration mark; the alignment mark recognition device recognizes the alignment marks of the wafers respectively to obtain deviation values of the alignment marks, and controls the wafers to move by integrating the deviation values of the alignment mark recognition device and the deviation values of the alignment marks, so that the alignment marks of the pair of wafers are aligned. According to the invention, the calibration mark and the alignment mark identification device are synchronously moved to the same position of the alignment mark in advance, so that the alignment error can be greatly reduced, and the wafer bonding precision is improved.
Owner:BEIJING U PRECISION TECH

Wedge-shaped chopper structure for improving lead bonding precision

The invention relates to the technical field of microelectronic packaging, and particularly discloses a wedge-shaped chopper structure for improving lead bonding precision. The wedge-shaped chopper structure for improving lead bonding precision comprises a chopper handle and a chopper head connected with one end of the cutter handle; the chopper head is provided with a bonding lead via hole; and the bonding lead via hole comprises a guide hole and an elliptical through hole, wherein the guide hole is formed in the side surface of the chopper head and an elliptical through hole communicating with the guide hole. According to the wedge-shaped chopper structure for improving the lead bonding precision, the movable range of the bonding lead in the horizontal direction is effectively limited, and the bonding lead is prevented from deviating in the bonding lead via hole; the bonding lead can be always located in the center of the end face of the chopper head in the bonding process; and the bonding precision of the bonding lead is effectively improved.
Owner:SOUTHWEST CHINA RES INST OF ELECTRONICS EQUIP

Wafer assembly

The invention provides a wafer assembly. The wafer assembly comprises a first wafer and a first alignment mark located on the first wafer, a second wafer and a second alignment mark located on the second wafer. At least one of the first alignment mark and the second alignment mark extends from an intersection area of the cutting channels to a non-intersection area on the wafer where the first alignment mark and the second alignment mark are located. The length of a pattern (such as a strip-shaped pattern) in the first alignment mark and / or the second alignment mark can be larger than the width of the cutting channel and is not limited by the width of the cutting channel any more. On the basis of an existing wafer bonding machine and process conditions, large-size alignment marks can be made under the condition that the width of a cutting channel is fixed, and the wafer bonding recognition efficiency and precision are improved.
Owner:WUHAN XINXIN SEMICON MFG CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products