Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

64 results about "Decoding latency" patented technology

The decoding latency is denoted by l and is defined as the overall latency minus the encoding time and the channel delay. We measure time in terms of information bits.

Synchronized audio/video decoding for network devices

A method of synchronizing decoders within a network to a server includes receiving a set of timestamps and local clock signals upon receiving the beacon interrupt signal, computing differential timestamp and local clock values based on values of timestamp and local clock signals, respectively, within the sets of timestamp and local clock signals, determining whether the differential local clock value has a predetermined relationship with the differential timestamp value, and transmitting a clock rate adjustment command signal to the decoder when differential local clock value does not have the predetermined relationship with the differential timestamp value. The clock rate adjustment command signal adjusts the local system time clock of the decoder such that a subsequent differential clock value will have the predetermined relationship with the differential timestamp value. When this method is performed for each decoder within the network, the decoders are substantially synchronized and the decoding delay can be kept below humanly perceptible levels.
Owner:SONY CORP +1

Efficient method for the reconstruction of digital information

Improved method of encoding and repairing data for reliable storage and transmission using erasure codes, which is efficient enough for implementation in software as well as hardware. A systematic linear coding matrix over GF(2q) is used which combines parity for fast correction of single erasures with the capability of correcting k erasures. Finite field operations involving the coding and repair matrices are redefined to consist of bitwise XOR operations on words of arbitrary length. The elements of the matrix are selected to reduce the number of XOR operations needed and buffers are aligned for optimal processor cache efficiency. Decode latency is reduced by pre-calculating repair matrices, storing them in a hashed table and looking them up using a bit mask identifying the erasures to be repaired.
Owner:SCOTT THOMAS P +1

Video Rate Control for Video Coding Standards

A method and device for improving rate controlling in video coding of sequences including a series of Inter frames separated by Intra frames, when a decoding delay is considered, comprise for each Inter frame of the series: computing a target frame size, computing a maximum buffer level related to a position of each Inter frame relative to a previous Intra frame and an upcoming Intra frame, and optimizing a transmission buffer level in response to the computed target frame size and the computed maximum buffer level.
Owner:MASIMO CORP

Generalized polar code construction

Certain aspects of the present disclosure relate to techniques and apparatus for improving decoding latency and performance of Polar codes. An exemplary method generally includes generating a codeword by encoding information bits using a first code of length K to obtain bits for transmission via K channels, wherein the first code comprises a polar code, further encoding the bits in each of the K channels using a second code of length M, and transmitting the codeword.
Owner:QUALCOMM INC

Enhanced polar code constructions by strategic placement of CRC bits

Certain aspects of the present disclosure relate to techniques and apparatus for improving decoding latency and performance of Polar codes. An exemplary method generally includes generating a codeword by encoding information bits, using a multi-dimensional interpretation of a polar code of length N, determining, based on one or more criteria, a plurality of locations within the codeword to insert error correction codes generating the error correction codes based on corresponding portions of the information bits, inserting the error correction codes at the determined plurality of locations, and transmitting the codeword. Other aspects, embodiments, and features are also claimed and described.
Owner:QUALCOMM INC

Apparatus for FEC supporting transmission of variable-length frames in TDMA system and method of using the same

An apparatus for transmitting a FEC frame is provided. The apparatus includes: a selector determining whether to perform FEC encoding on data to be transmitted; a Reed-Solomon encoding assembler receiving the data on which FEC encoding is to be performed as determined by the selector, and dividing the data into k-byte message blocks (k is a positive integer) for output; a Reed-Solomon encoder receiving the message blocks and performing Reed-Solomon encoding on the message blocks; and an output controller receiving an input parity generated by the Reed-Solomon encoding, and outputting the message block and the parity sequentially or outputting the data on which FEC encoding is not to be performed as determined by the selector. In order to correct an error caused by a transmission medium using FEC in a Reed-Solomon code type, FEC encoding / decoding of a frame is performed. A total transmission delay time is not influenced when FEC is bypassed, a delay caused by a shortened codeword is minimized, and a FEC encoding / decoding delays for frames having different lengths are equalized.
Owner:ELECTRONICS & TELECOMM RES INST

Receiver and fbmc reception method with low decoding latency

The invention relates to a receiver and a FBMC reception method making it possible to reduce the decoding latency time and to increase the data rate in a communication system using a handshake exchange protocol or a TDMA access protocol. The receiver introduces zero padding values in place of the last samples of the last block of samples of a FBMC packet, without waiting for the end of this packet. The decoding of the FBMC packet is thus decoded more rapidly, without significant degradation of the error rate and without reduction of the out-of-band rejection rate of the FBMC signal.
Owner:COMMISSARIAT A LENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVES
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products