Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

33results about How to "Reducing fabrication" patented technology

Package structure and fabrication method thereof

A package structure is provided, which includes: a wafer having a surface with a groove, a thin film closing an open end of the groove and electrical contacts; a chip having a surface with a conductive layer and an opposite surface with a concave portion and a seal ring located at a periphery of the concave portion, the chip being disposed on the wafer with the seal ring surrounding the thin film and the electrical contacts located outside the seal ring; an encapsulant formed on the wafer for encapsulating the chip and the electrical contacts; a plurality of sub-conductive wires embedded in the encapsulant with one ends exposed from a top surface of the encapsulant and the other ends in electrical connection with the electrical contacts; and a through hole penetrating the wafer and communicating with the concave portion, thereby reducing the fabrication cost and size of the package structure.
Owner:SILICONWARE PRECISION IND CO LTD

Mounting structure for motor controller of heat-dissipating device

A modified mounting structure for a heat-dissipating device. The heat-dissipating device has a motor and a seat with a slot mounted on a base or the cover portion of a stator thereof. The seat secures a motor controller of the heat-dissipating device detecting phase changes of the magnetic poles of the motor. The structure of a heat-dissipating device reduces required components, manufacturing cost and assembly time, and the control circuit is greatly simplified.
Owner:DELTA ELECTRONICS INC

Side illumination lens and luminescent device using the same

The present invention relates to a side illumination lens and a luminescent device using the same, and provides a body, a total reflection surface with a total reflection slope with respect to a central axis of the body, and a linear and / or curved refractive surface(s) formed to extend from a periphery of the total reflection surface; and a luminescent device including the lens. According to the present invention, a lens with total internal reflection surfaces with different slopes, and a linear and / or curved refractive surface(s) allows light emitted forward from a luminescent chip to be guided to a side of the lens. Further, a linear surface(s) formed in a direction perpendicular or parallel to a central axis of a lens and a curved surface are formed on an edge of the lens so that a process of fabricating the lens is facilitated, thereby reducing a defective rate and fabrication costs of the lens.
Owner:SINOTECHNIX LLC

Integrated Circuit Multilevel Inductor

An integrated circuit (IC) multilevel inductor structure is provided. The IC multilayer inductor structure is made from an IC including a plurality of circuit layers, where the inductor is a three-dimensional (3D) loop formed over a plurality of the circuit layers. In a simple example, if the IC includes a first circuit layer and a second circuit layer, then the inductor 3D loop includes a first partial loop portion formed on the first circuit layer, a second partial loop portion formed on the second circuit layer, and a via connecting the first and second partial loop portions. More generally, the inductor typically includes a plurality of 3D loops. A first plurality of 3D loops is formed between the input and an nth circuit layer, and a second plurality of 3D loops is formed between the nth circuit layer and the output.
Owner:APPLIED MICRO CIRCUITS CORPORATION

Semiconductor package and fabrication method thereof

InactiveUS20070013066A1Pitch of the leads can be significantly reducedReducing fabricationSemiconductor/solid-state device detailsSolid-state devicesHeat pressEngineering
A semiconductor package and a fabrication method thereof are provided. The fabrication method includes the steps of preparing a chip having a plurality of conductive bumps formed on an active surface thereof; preparing a tape having a first surface and an opposed second surface, wherein the tape has a plurality of through holes at positions corresponding to the conductive bumps; forming an adhesive layer on the first surface of the tape, and disposing a plurality of leads on the second surface of the tape, so as to make an end of each of the leads covers a corresponding through hole; mounting the active surface of the chip to the adhesive layer on the first surface of the tape and allowing each of the conductive bumps to be received in a corresponding through hole; and performing a heat pressing process to bond the ends of the leads to the conductive bumps in the corresponding through holes. Thereby, an over-temperature problem that occurs during a heat pressing process in the conventional packaging technology can be solved.
Owner:SILICONWARE PRECISION IND CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products