Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

30results about How to "Resistant to noise" patented technology

Method and system for digital watermarking of multimedia signals

Disclosed is a method and system for digital watermarking of multimedia signals. The input multimedia signal is represented using an inverse difference pyramid decomposition. Spectrum coefficients may be calculated for each level of the pyramid using a new kind of complex Hadamard transform, the matrix of which is distinguished from the known ones by the fact that only one-fourth of its coefficients are complex numbers. The phases of a previously selected part of the low-frequency coefficients are modified with the watermark data, limiting the angles of the phase changes in a gap of several degrees only. After an inverse complex Hadamard Transform, the values of the coefficients from all pyramid levels are summed up and the result is the watermarked signal. The watermark can contain multiple independent levels for each level of the pyramid.
Owner:THE BOARD OF TRUSTEES OF THE UNIV OF ARKANSAS

Magnetic detection circuit and encoder

To provide a low-cost magnetic detection circuit, in which the differential detection function accomplished by outputting differential signals may not be lost, and which may be hardly affected by temperature fluctuations and may be resistant to noise, and in which the number of magnetic detection elements may be reduced, and to provide an encoder, the costs of which may be further reduced by using such a magnetic detection circuit for the multi-revolution detection part, etc., a magnetic detection circuit includes a bridge circuit formed by two bridge sections between the current-source terminal and the grounding terminal. The first bridge section and the second bridge section of the bridge circuit include magnetic detection elements MR1, MR2, respectively, and, viewed from the output-signal output points, the magnetic detection elements MR1, MR2 in the two bridge sections are arranged on only one of the sides that include the current-source side and the grounding-terminal side. An encoder includes such a magnetic detection circuit.
Owner:DR JOHANNES HEIDENHAIN GMBH

LED driver with ability to operate at arbitrarily low input voltages

An LED driver with ability to operate at low input voltages is disclosed. The LED driver comprises a boost converter to boost an input voltage to a desired output voltage to power one or more LED strings. The boost converter incorporates a first controllable switch, such as a metal-oxide-semiconductor field-effect transistor (MOSFET), IGBT, etc., for output voltage control. The boost converter receives input from an external source, such as a battery voltage, as power source for voltage boost operation. The first controllable switch couples to a gate driver powered by a linear regulator, which switchably couples to different voltage sources via a second switch to ensure that the gate driver is able to provide enough voltage for switching the first controllable switch.
Owner:MAXIM INTEGRATED PROD INC

Page buffer and memory device including the same

A memory device includes a first page buffer supplying a first bias voltage to a selected bitline in a bitline precharge phase; and a second page buffer supplying a second bias voltage to an unselected bitline, adjacent to the selected bitline, in the bitline precharge phase, wherein the first page buffer includes a first bitline precharge circuit supplying the first bias voltage to the selected bitline, the second page buffer includes a second bitline precharge circuit supplying the second bias voltage to the unselected bitline, wherein the second page buffer floats the unselected bitline in a sensing phase for detecting data of a selected memory cell connected to the selected to bitline.
Owner:SAMSUNG ELECTRONICS CO LTD

High hysteresis width input circuit

InactiveUS20050212579A1Large hysteresis widthResistant to noiseElectric pulse generatorMOSFETHysteresis
The present invention is constructed of a first input circuit having a higher logic level VIH made up of a first inverter circuit 22 controlled by an input signal and an N-type MOSFET 16 controlled by a latch circuit 24 which stores a preceding state, a second input circuit having a lower logic level VIL made up of a second inverter circuit 23 controlled by an input signal and a P-type MOSFET 15 controlled by a latch circuit which stores a preceding state and the latch circuit 24 which stores a preceding state.
Owner:SEIKO EPSON CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products