Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

46results about "Network simulating negative resistances" patented technology

Chua's circuit and it's use in hyperchaotic circuit

The present invention provides an improved Chua's circuit providing current mode operation, access to all state variables, minimum use of grounded passive elements, and freedom from passive component matching comprising a dual output current conveyer based inductor having one grounded terminal, a capacitor connected across the second terminal of said inductor, a resistor having one terminal connected to the second terminal of said inductor, the second terminal of said resistor connected to one terminal of a second capacitor the other end of which is grounded, and a pair of dual output current conveyers connected together to form a 2-terminal negative resistance having one terminal connected to ground and the second terminal connected to the second terminal of said resistance.
Owner:STMICROELECTRONICS PVT LTD

Optimized gain filtering technique with noise shaping

A noise shaping and voltage gain filtering third order electrical circuit and method comprises at least one pair of input resistors; a Frequency Dependent Negative Resistance (FDNR) filter positioned in between the at least one pair of input resistors; a feedback resistor; and an amplifier operatively connected to the feedback resistor and the at least one pair of input resistors, wherein as an electrical signal is introduced to the electrical circuit, the FDNR filter is adapted to filter signal blockers out of the electrical signal prior to the electrical signal reaching the amplifier for signal amplification, wherein the FDNR filter does not contribute noise to a signal-to-noise ratio (SNR) of the electrical signal, and wherein a transfer function of the FDNR filter is substantially elliptical in shape.
Owner:ATMEL CORP

Negative impedance circuit and corresponding equipment

The embodiment of the invention relates to a negative impedance circuit and corresponding equipment. The negative impedance circuit includes: a differential circuit stage; a positive feedback path from an output of the differential circuit stage to a first input of the differential circuit stage; and a negative feedback path from an output of the differential circuit stage to a second input of thedifferential circuit stage. The negative feedback path includes a first transistor, and a unity gain path from an output of the differential circuit stage to a second input of the differential circuit stage, the unity gain path coupled to ground via a reference impedance. The positive feedback path includes a second transistor. The first transistor and the second transistor are coupled in a current mirror arrangement and have respective control electrodes configured to be driven by an output of the differential circuit stage, where the negative impedance circuit induces a negative impedance at a first input of the differential circuit stage.
Owner:STMICROELECTRONICS SRL
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products