Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Metal oxide semiconductor device and manufacturing method thereof

An oxide semiconductor and semiconductor technology, which is applied in the manufacture of semiconductor/solid-state devices, transistors, electrical components, etc., to achieve the effect of facilitating industrialized mass production, improving surface potential and low cost

Active Publication Date: 2019-05-28
SHANGHAI IND U TECH RES INST
View PDF6 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In the traditional field effect transistor, C S and C ins are all positive, resulting in (1+C S / C ins ) can never be less than 1, so it cannot be less than 60mV / dec. The negative capacitance effect of ferroelectric materials can make the ferroelectric capacitance negative, that is, C F <0

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Metal oxide semiconductor device and manufacturing method thereof
  • Metal oxide semiconductor device and manufacturing method thereof
  • Metal oxide semiconductor device and manufacturing method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 2

[0108] Compared with the first embodiment, the manufacturing method sequence and corresponding process of the metal oxide semiconductor device of the second embodiment are different. The manufacturing method of embodiment two comprises:

[0109] Step 1: Form the N-type MOSFET region and the P-type MOSFET region separated by the shallow trench isolation region 20 on the substrate 10, form a dummy gate oxide layer 41 and deposit a polysilicon dummy gate 96 thereon; deposit hard mask 30, such as Figure 16 shown.

[0110] Step 2: Photolithography and etching to form a gate stack structure, such as Figure 17 shown.

[0111] Step 3: forming sidewalls 1-71 and N-type and P-type source and drain extension regions 51 and 52; forming sidewalls 2-72 and N + Type and P + Type source and drain regions 53 and 54; form source and drain region silicide 55, such as Figure 18 shown.

[0112] Step 4: Deposit oxide and silicon nitride interlayer dielectric layer 80, and CMP interlayer d...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
Login to View More

Abstract

The invention discloses a metal oxide semiconductor device and a manufacturing method thereof. The method comprises the following steps: forming an N-type MOSFET region and a P-type MOSFET region on asubstrate; forming an ultra-thin gate interface oxide layer; forming a ferroelectric material gate dielectric layer, a barrier metal layer, a polycrystalline silicon dummy gate layer and a hard mask;forming a gate laminated structure, a gate side wall, N-type and P-type source / drain extension regions and source / drain regions thereof; depositing an oxide and silicon nitride interlayer dielectriclayer and flattening the oxide and silicon nitride interlayer dielectric layer; depositing a first metal gate layer after the pseudo polycrystalline silicon gate is removed; and respectively doping the first metal gate; and depositing a second metal gate layer. The metal oxide semiconductor device is finally annealed, so that a dipole is formed on an interface, and an effective work function is adjusted; and the metal electrode clamping effect in the annealing process induces generation of a ferroelectric negative capacitance effect, so that the surface potential of the channel is amplified, and the device has an ultra-steep subthreshold slope and an improved on / off current ratio.

Description

technical field [0001] The disclosure belongs to the technical field of semiconductors, and relates to a metal oxide semiconductor device and a manufacturing method thereof. Background technique [0002] With the continuous shrinking of the feature size of CMOS devices and the continuous improvement of integration, the power consumption of integrated circuit chips is also increasing. However, because the MOS transistor is based on the hot carrier diffusion conduction mechanism, it cannot overcome the Boltzmann limit, that is, the subthreshold slope (SS) of the device cannot be less than 60mV / dec at room temperature. Limited by the subthreshold swing, if the threshold voltage (V T ), will result in off-state leakage (I OFF ) increases exponentially, so that the leakage power consumption of the device rises linearly. Therefore, the Boltzmann theory limits the operating voltage of the device and cannot be further reduced as the feature size of the device shrinks. Integrated c...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/8238H01L27/092
Inventor 徐秋霞胡正明陈凯
Owner SHANGHAI IND U TECH RES INST
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products