Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Memory structure and manufacturing method thereof

A technology of memory and gate structure, applied in the field of semiconductor structure and its manufacturing, can solve the problem of spending a lot of energy and time

Pending Publication Date: 2021-09-14
POWERCHIP SEMICON MFG CORP
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, when doing large amounts of data processing, it takes a lot of energy and time to move data back and forth between various memories and processors

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Memory structure and manufacturing method thereof
  • Memory structure and manufacturing method thereof
  • Memory structure and manufacturing method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0042] figure 1 A top view of a memory structure according to an embodiment of the present invention. Figures 2A to 2H Manufacturing process cross-sectional view of a memory structure according to an embodiment of the present invention. image 3 for Figure 2h A peripheral circuit region and the transistor structure of a transistor array region in a schematic view. exist image 3 Omitted Figure 2h The section member to clear image 3 The positional relationship between the components.

[0043] Please refer to figure 1 and Figure 2A , Substrate 100 is provided. Substrate 100 includes a memory cell region and the peripheral circuit region R1 R2. In addition, the substrate 100 may further include a transistor array region R3. R3 transistor array region R2 is located between the memory cell region and the peripheral circuit region R1. R3 may be located in the transistor array region around the memory cell region R1. R2 may be a peripheral circuit area other than the memory cell region R1...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a memory structure and a manufacturing method thereof. The memory structure includes a substrate, an isolation structure, a memory cell, a first transistor, a first contact window structure and a second contact window structure. The first transistor comprises a first gate structure, a first doped region, a second doped region, a first metal silicide layer and a second metal silicide layer. The first contact window structure is located on the first metal silicide layer. The second contact window structure is located on the second metal silicide layer. The first metal silicide layer is not in contact with the isolation structure. The second metal silicide layer is not in contact with the isolation structure. The top view area of the first metal silicide layer is larger than that of the first contact window structure. The top view area of the second metal silicide layer is larger than the top view area of the second contact window structure.

Description

Technical field [0001] The present invention relates to a semiconductor structure and a manufacturing method, and more particularly to a memory structure and a manufacturing method. Background technique [0002] Current common data processing data processing is performed by a memory chip located on different processor. However, where a significant number of data processing, various data back and forth between memory and the processor takes a lot of energy and time. [0003] Thus, to gradually develop a memory and a processor integrated in the same chip memory structures, such as a memory of a processor (processor in memory, PIM) memory or AI (artificial intelligencememory, AIM) a new chip architecture. However, to effectively integrate memory and a processor on the same chip, must be able to improve the effectiveness of the peripheral circuit transistor region. Inventive content [0004] The present invention provides a memory structure and a manufacturing method which can impro...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L27/108H01L21/8242
CPCH10B12/30H10B12/09Y02D10/00
Inventor 张立鹏张三荣
Owner POWERCHIP SEMICON MFG CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com