Super-junction power MOSFET (Metal-Oxide-Semiconductor Field Effect Transistor) with integrated resonant tunneling diode
A diode and integrated tunnel technology, applied in the field of superjunction power MOSFET, can solve the problems of increasing the specific on-resistance and leakage current of the device, reducing the stability of the device, etc., and achieve the effect of increasing the difficulty of the process and reducing the reverse recovery charge.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0030] Example 1: figure 1 It is a super junction power MOSFET with integrated tunneling diode, which is composed of multiple repeating cell structures, including: drain terminal electrode 01, N-type substrate 02, N-type doped region 03, insulating layer I04 , P-type doped region I05, P-type doped region II06, N+ doped region I07, P+ doped region I08, gate oxide layer 09, polysilicon gate 10, source electrode 11, P+ doped region II12, N+ doped Region II13, insulating layer II14 and floating electrode 15;
[0031] The N-type substrate 02 is above the drain terminal electrode 01; the N-type doped region 03, the insulating layer I04, and the P-type doped region I05 are above the N-type substrate 02; the P-type doped region II06 is in the N-type doped Above region 03; N+ doped region I07, P+ doped region I08 and N+ doped region II13 are above P-type doped region II06;
[0032] The gate oxide layer 09 is surrounded by the N-type doped region 03, the P-type doped region II06 and t...
Embodiment 2
[0039] Embodiment 2: as Figure 5 As shown, the tunneling diode can also be constructed of polysilicon within the trench gate. The polysilicon gate 10 is N-type heavily doped in this embodiment, and a heavily doped P+ polysilicon I16 is introduced into the polysilicon gate 10 to form a tunneling diode. The floating electrode 15 is connected to the polysilicon gate 10 , and the P+ polysilicon is connected to the source electrode 11 .
Embodiment 3
[0040] Embodiment 3: as Figure 6 As shown in Example 3, the polysilicon diode can also be formed of planar-gate polysilicon. The N+ polysilicon 19 and the P+ polysilicon II 20 together form a tunneling diode. The P+ doped region II12 is connected to the N+ polysilicon 19 through the floating electrode 15 , and the P+ polysilicon II20 is connected to the source electrode 11 .
[0041] In the above embodiments, the semiconductor material includes but not limited to silicon, germanium, gallium arsenide, silicon carbide or gallium nitride; the insulating layer material includes but not limited to silicon dioxide, silicon nitride or barium strontium titanate.
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com