Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Manufacturing method of array substrate as well as array substrate and display device

An array substrate and substrate technology, applied in the field of liquid crystal display, can solve the problems of increased manufacturing time and manufacturing costs, and achieve the effects of reducing signal delay, reducing parasitic capacitance, and reducing manufacturing costs

Inactive Publication Date: 2012-10-03
BOE TECH GRP CO LTD +1
View PDF5 Cites 42 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In the existing method for improving signal delay, the parasitic capacitance is mainly reduced by increasing the thickness of the protective film 13 between the data line 8 and the common electrode 162, but this will cause a sharp increase in manufacturing time and manufacturing cost

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Manufacturing method of array substrate as well as array substrate and display device
  • Manufacturing method of array substrate as well as array substrate and display device
  • Manufacturing method of array substrate as well as array substrate and display device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0084] Step S11, providing a substrate, forming gate lines, gate electrodes and gate pads on the substrate;

[0085] First, sputtering, thermal evaporation or other film-forming methods can be used to form a gate metal layer on a glass substrate or other types of transparent substrates. The gate metal layer can be made of chromium (Cr), molybdenum (Mo), aluminum (Al), Copper (Cu), tungsten (W), neodymium (Nd) and their alloys, and the gate metal layer can be one or more layers; then, a photoresist is formed on the gate metal layer; secondly, a patterned The mask plate exposes and develops the photoresist to form a photoresist mask; again, the photoresist mask is used to etch the gate metal layer to form patterns of gate lines, gate electrodes and gate pads; finally, Strip remaining photoresist. It should be noted that, in this step, while forming the patterns of the gate lines, gate electrodes and gate pads, the common electrode lines can also be formed.

[0086] Step S12, f...

Embodiment 2

[0109] Step S21, providing a substrate, and forming gate lines, gate electrodes and gate pads on the substrate;

[0110] First, sputtering, thermal evaporation or other film-forming methods can be used to form a gate metal layer on a glass substrate or other types of transparent substrates. The gate metal layer can be made of chromium (Cr), molybdenum (Mo), aluminum (Al), Copper (Cu), tungsten (W), neodymium (Nd) and their alloys, and the gate metal layer can be one or more layers; then, a photoresist is formed on the gate metal layer; secondly, a patterned The mask plate exposes and develops the photoresist to form a photoresist mask; again, the photoresist mask is used to etch the gate metal layer to form patterns of gate lines, gate electrodes and gate pads; finally, Strip remaining photoresist. It should be noted that, in this step, while forming the patterns of the gate lines, gate electrodes and gate pads, the common electrode lines can also be formed.

[0111] Step S2...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a manufacturing method of an array substrate as well as the array substrate and a display device, belonging to the field of liquid crystal display. The array substrate comprises a display region and a non-display region, wherein the display region comprises a grid line, a data line and a plurality of pixel units located between the grid line and the data line; the non-display region comprises a grid welding disc and a data welding disc, wherein each pixel unit comprises a thin film transistor, a pixel electrode and a public electrode; the pixel electrode is connected with a drain electrode of the thin film transistor; the public electrode comprises a first public electrode located above the pixel electrode and a second public electrode located above the data line; a protection film is arranged between the layer on which the public electrode is located and the layer on which the pixel electrode is located; and organic insulating films are arranged between the pixel electrode and the data line, and between the thin film transistor and the protection film. According to the invention, the signal delay on the data line in the array substrate can be reduced.

Description

technical field [0001] The invention relates to the field of liquid crystal display, in particular to a method for manufacturing an array substrate, the array substrate and a display device. Background technique [0002] Thin film transistor liquid crystal display (TFT-LCD) has the characteristics of small size, low power consumption, and no radiation, and occupies a dominant position in the current flat panel display market. Among them, ADvanced Super Dimension Switch (ADS for short), through the electric field generated by the edge of the slit electrode in the same plane and the electric field generated between the slit electrode layer and the plate electrode layer, forms a multi-dimensional electric field, making the liquid crystal All oriented liquid crystal molecules between the slit electrodes in the cell and directly above the electrodes can be rotated, thereby improving the working efficiency of the liquid crystal and increasing the light transmission efficiency. Ad...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G02F1/1362G02F1/1368G02F1/1343H01L21/77
CPCG02F1/1368G02F1/134309G02F1/136227G02F2001/134372G02F1/1343G02F1/136286G02F2001/13606G02F1/134372G02F1/13606
Inventor 金玟秀邓立赟周纪登
Owner BOE TECH GRP CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com