Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

SOI device resistant to total dose radiation and manufacturing method thereof

A technology of anti-total dose and manufacturing method, which is applied in the field of electronics, can solve problems such as deterioration of subthreshold slope, increase of power consumption of CMOS integrated circuits, and deterioration of device reliability, and achieve simple manufacturing process steps, wide application prospects, The Effect of Enhancing the Resistance to Total Dose Irradiation

Active Publication Date: 2010-10-13
SEMICONDUCTOR MANUFACTURING INTERNATIONAL (BEIJING) CORP +1
View PDF7 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In SOI devices, these fixed positive charges in the buried oxide layer made of silicon dioxide materials will cause the substrate inversion of the device, and bring about adverse effects such as deterioration of the subthreshold slope and deterioration of device reliability. It has a great negative impact on the reliability of CMOS integrated circuits, and the existence of fixed positive charges in the buried oxide layer will also cause the carrier inversion of the substrate. These inversion carriers play a role in the source-drain bias A large source-drain conduction current is formed under the condition, so that the device still has a large source-drain conduction current when the gate voltage is much lower than the threshold voltage, that is, the off state, which increases the power consumption of the CMOS integrated circuit and causes a series of reliability issues

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • SOI device resistant to total dose radiation and manufacturing method thereof
  • SOI device resistant to total dose radiation and manufacturing method thereof
  • SOI device resistant to total dose radiation and manufacturing method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0024] The present invention will be further described below through a specific preparation example in conjunction with the accompanying drawings.

[0025] This embodiment prepares the SOI device according to the present invention, and the preparation method mainly includes the following steps:

[0026] 1) if image 3 As shown, a silicon dioxide layer is grown on the silicon wafer 11 by a thermal oxidation growth method, that is, a buried oxide layer in the traditional sense, which is called the first SiO2 layer here. 2 Layer 21, the thermal oxidation temperature during the growth process is about 1050°C, and the thickness is about 60-70nm.

[0027] 2) if Figure 4 As shown, the first SiO 2 The surface of layer 21 is planarized so that its surface is as favorable as possible for the uniform deposition of subsequent deposition layers.

[0028] 3) if Figure 5 As shown, in the first SiO 2 On the polished surface of layer 21 is deposited a polysilicon sacrificial layer 4 wi...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a polysilicon-based SOI device resistant to total dose radiation and a manufacturing method thereof, belonging to the field of electric technology. The SOI device comprises a substrate layer, a buried oxide layer and a top layer, wherein the buried oxide layer comprises a polysilicon sacrificial layer and generates fixed negative charges in the polysilicon sacrificial layer; the substrate layer is made of P-type silicon; and the buried oxide layer is made of silicon dioxide. The manufacturing method comprises the following steps: a) forming a first SiO2 layer on the silicon wafer by thermal oxide growth; b) forming the polysilicon sacrificial layer on the first SiO2 layer by low pressure chemical vapor deposition; c) forming a second SiO2 layer on the polysilicon sacrificial layer by thermal oxide growth; and d) forming the P-type silicon layer on the second SiO2 layer by low pressure chemical vapor deposition. The invention can be applied to such industries related to total dose radiation as aerospace, military, nuclear power, high-energy physics and the like.

Description

technical field [0001] The invention relates to integrated circuits, in particular to a novel SOI device resistant to total dose radiation and a manufacturing method thereof, belonging to the field of electronic technology. Background technique [0002] Integrated circuit technology is being more and more widely used in industries related to total dose radiation, such as aerospace, military, nuclear power and high-energy physics. Moreover, with the continuous improvement of the integration level of integrated circuits, the size of semiconductor devices is decreasing day by day. Shallow trench isolation technology is becoming the mainstream technology for electrical isolation between devices in integrated circuits due to its excellent device isolation performance. However, due to the damage of the silicon dioxide oxide layer in the device due to the total dose of irradiated particles, a large amount of fixed positive charges will be generated in the oxide layer of the SOI dev...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L27/12H01L21/762
Inventor 刘文郝志华黄如
Owner SEMICONDUCTOR MANUFACTURING INTERNATIONAL (BEIJING) CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products