Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method of fabrication of a finfet element

A fin field effect and manufacturing method technology, which is applied in semiconductor/solid-state device manufacturing, semiconductor devices, electrical components, etc., can solve the problems of low ion energy and inability to meet the performance of fin field effect transistors, and meet the performance requirements Effect

Inactive Publication Date: 2009-02-04
TAIWAN SEMICON MFG CO LTD
View PDF0 Cites 20 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, the ion implantation process can result in a fin with a non-conformal doping profile (eg, doping at the top of the fin is greater than at the bottom of the fin near the substrate)
This non-uniform doping profile can cause problems including short channel effects
The use of tilt implant technology (tilt implant) can improve the problem of non-uniform doping distribution, but the disadvantage is that it will cause shadowing effect (shadowing effect)
However, because the ion energy of the immersion plasma ion implantation technology is too low, it cannot meet the performance requirements of the FinFET device.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method of fabrication of a finfet element
  • Method of fabrication of a finfet element
  • Method of fabrication of a finfet element

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0051]The manner in which the various embodiments can be made and used are described in detail below. However, it is worth noting that the various applicable inventive concepts provided by the present invention can be implemented according to various changes in the specific content, and the specific embodiments discussed here are only used to show the specific use and manufacture of the present invention method without limiting the scope of the present invention.

[0052] The manufacturing process of the preferred embodiment of the present invention is illustrated below through various drawings and examples. In addition, the same symbols represent the same or similar elements in various different embodiments and drawings of the present invention.

[0053] figure 1 An embodiment of a FinFET device 100 is shown. The FinFET device 100 includes a substrate 102 , an insulating layer 106 , a fin 104 , and a gate structure 108 . In an embodiment, substrate 102 includes a silicon ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The present disclosure provides a method of fabricating a Fin FET element including providing a substrate including a first fin and a second fin. A first layer is formed on the first fin. The first layer comprises a dopant of a first type. A dopant of a second type is provided to the second fin. High temperature processing of the substrate is performed on the substrate including the formed first layer and the dopant of the second type. The invention provides unniform doping profile and does not generate shadow shielding effect, and satisfies performance requirement of the Fin FET element.

Description

technical field [0001] The present invention relates to a method of manufacturing a semiconductor device, and more particularly to a method of manufacturing a fin field effect transistor device. Background technique [0002] A double-gate metal oxide semiconductor field effect transistor (double-gate MOSFET) is a metal oxide semiconductor field effect transistor that combines two gate structures into a single device. The device is also known as a Fin Field Effect Transistor (FinFET) because its structure includes "fins" extending from the substrate. FinFETs can be manufactured using the technology of general metal-oxide-semiconductor field-effect transistors. A typical FinFET is fabricated on a silicon layer with an insulating layer covering it, and the above-mentioned device will extend out of the insulating layer, like a fin of the silicon layer. Channels for field effect transistors are formed in the vertical fins. And the double gate structure is formed on the fin. T...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L21/82H01L21/8234H01L21/8238H01L21/84H01L21/336H01L21/22
CPCH01L21/823807H01L21/823828H01L21/823857H01L29/66795H01L21/823821H01L29/785H01L29/66803
Inventor 张正宏余振华叶震南傅竹韵许育荣陈鼎元
Owner TAIWAN SEMICON MFG CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products