Resistive memory unit preparing method
A storage unit, resistive technology, applied in electrical components, circuits, electrical solid devices, etc., can solve the problems of multi-value storage consistency difficult to guarantee, no stable intermediate state, etc., to achieve stability and consistency, improve storage Effects of Density and Stability
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0035] A preparation method of a resistive memory cell, the steps are as follows:
[0036] (1) The lower electrode layer is formed on the substrate by magnetron sputtering coating method: a metal Cu target is used, and Ar gas is used as the working gas to form a Cu thin film on the glass substrate by sputtering, and the working pressure during sputtering is 5 ×10 -1 Pa~10×10 -1 Pa, the sputtering time is 20~25min, the sputtering voltage is 300~380V, the sputtering current is 120~180mA, and finally a Cu lower electrode layer with a thickness of about 80-150nm is formed on the glass substrate;
[0037] (2) Form an insulating dielectric layer on the Cu lower electrode layer: the method of forming the insulating dielectric layer can be atomic layer deposition or spin coating, and the thickness of the insulating dielectric layer is 300nm~5000nm. Material can be SiO 2 Or SiN, after the insulating dielectric layer is formed, a trench is formed on the insulating dielectric layer us...
Embodiment 2
[0042] A preparation method of a resistive memory cell, the steps are as follows:
[0043] (1) Use a metal Pt target, use Ar gas as the working gas, and form a Pt film on a semiconductor substrate by sputtering. The semiconductor substrate can be a Si substrate, and the working pressure during sputtering is 5×10 -1 Pa~10×10 -1 Pa, the sputtering time is 20~45min, the sputtering voltage is 300~380V, the sputtering current is 120~180mA, and a Pt lower electrode layer with a thickness of about 80-150nm is formed;
[0044] (2) Form an insulating dielectric layer on the Pt lower electrode layer. The method of forming the insulating dielectric layer can be deposition or spin coating. The thickness of the insulating dielectric layer is 300nm~5000nm. The material of the insulating dielectric layer can be SiO 2 Or SiN material, after forming the insulating dielectric layer, using a traditional photolithography process to form a trench on the insulating dielectric layer to form other ...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com