Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Circuit board structure and method for fabricating the same

Inactive Publication Date: 2007-01-25
PHOENIX PRECISION TECH CORP
View PDF6 Cites 8 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

[0010] In views of the above-mentioned problems of the prior art, it is a primary objective of the present invention to provide a circuit board structure and a method fabrication the same, for providing a chip disposed on the circuit board structure a well heat dissipating path and reducing the dimension of a circuit board.

Problems solved by technology

However, such a small-dimensiond but highly integrated semiconductor chip generates considerate amount of heat, which easily overheats or even makes unrecoverable damage on the semiconductor chip
Moreover, the arc solder wires near the semiconductor chip 13 are crowded and easily short to each other.
However, the semiconductor chip 13 generally does not fit the mold and will not be fixed in the mold tightly and closely, so the epoxy resin is easily injected to a region outside of the mold and part of the encapsulant 15 are formed on the second surface 11b of the circuit board 11.
In result, the package structure 10 is uneven and looks untidy and some of the solder pads 17 may get contaminated, affecting the electrical conductive quality of the package structure 10 because the contaminated solder pads 17 and the solder balls 16 thereon can not be conductive tightly.
If the epoxy resin is injected excessively in terms of quantity and speed into the mold, the arc solder wires 16 will be drawn too close or even contact to each other, resulting in a short problem and degrading the package structure 10.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Circuit board structure and method for fabricating the same
  • Circuit board structure and method for fabricating the same
  • Circuit board structure and method for fabricating the same

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0022] The following illustrative embodiments are provided to illustrate the disclosure of the present invention, these and other advantages and effects can be apparently understood by those in the art after reading the disclosure of this specification. The present invention can also be performed or applied by other different embodiments. The details of the specification may be on the basis of different points and applications, and numerous modifications and variations can be devised without departing from the spirit of the present invention.

[0023]FIGS. 2A to 2J are ten cross sectional views demonstrating a method for fabricating a circuit board structure of a first embodiment according to the present invention.

[0024] As shown in FIG. 2A, the method comprises providing a carrier board 20, and forming a plurality of conductive bumps 21 on the carrier board 20 by first forming on the carrier board 20 a resistive layer having a plurality of openings for exposure of the carrier board ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A circuit board structure and a method for fabricating the same are proposed. A plurality of conductive bumps and a first solder mask are formed on a carrier board, and the first solder mask is filled in the gaps between the conductive bumps and the conductive bumps are exposed. A first circuit layer and a first heat sink are formed on the first solder mask and the conductive bumps. A second heat sink is formed on the first heat sink, and a dielectric layer is formed on the first circuit layer and the first solder mask except the first and second heat sinks. A second circuit layer is formed on the dielectric layer and is electrically conductive to the first circuit layer. A third heat sink is formed on the second heat sink and a heat sink used for a chip mounting thereon is embedded in the dielectric layer. Therefore, the dimension of the circuit board is reduced and it is conformed to the dimension minimization progress of electronic devices.

Description

BACKGROUND OF THE INVENTION [0001] 1. Field of the Invention [0002] This invention relates to a circuit board structure and a method for fabricating the same, and more particularly, to a circuit board structure integrated with heat sinks and a method for fabricating the same. [0003] 2. Description of Related Art [0004] With the rapid development of electronic industry, modern electronic products have various functions and better performance. In order to meet the requirements of small dimension but high integration for a semiconductor chip, a circuit board, which is used for carrying a plurality of active and passive components, is changed from having only one layer to having multiple layers. [0005] However, such a small-dimensiond but highly integrated semiconductor chip generates considerate amount of heat, which easily overheats or even makes unrecoverable damage on the semiconductor chip [0006] Adhering a plurality of heat dissipating spreaders onto the circuit board is one of th...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): C25D5/02
CPCC25D5/022H01L2224/73265H01L21/6835H01L23/3677H01L23/49822H05K1/0206H05K3/108H05K3/205H05K3/28H05K3/4007H05K3/423H05K3/4644H05K3/4647H05K2201/0367H05K2203/0733H01L2224/48227H01L21/4857H01L2924/181H01L2924/00012
Inventor WANG, SHING-RUWANG, HSIEN SHOUHSU, SHIH-PING
Owner PHOENIX PRECISION TECH CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products