Method for producing alignment mark
A technology of alignment marks and manufacturing methods, applied in semiconductor/solid-state device manufacturing, electrical components, circuits, etc., can solve the problems of difficult allocation of alignment marks, neglect, and increased wafer area.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0026] From the above-mentioned known methods of manufacturing alignment marks for laser repair calibration, it can be seen that the alignment marks are made in the wafer and the area of the wafer will be increased. Lines, optical rulers, critical dimension bars, overlay patterns, and alignment marks of the photolithography process overlap, so the placement of the alignment marks will be limited, causing problems in allocation.
[0027] In order to reduce the wafer area and avoid the trouble caused when assigning the position of the alignment mark, the alignment mark can be made above the upper metal layer, and a dielectric layer is added between the alignment mark and the upper metal layer to prevent The occurrence of electrical short circuit. Please refer to this structure figure 2 , which has been formed with a plurality of semiconductor components on the substrate 20, covered with a first metal layer 22, wherein the first metal layer 22 can be, for example, the upper m...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com