Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Cutting method of chips at different sizes

A cutting method and chip technology, applied in the direction of electrical components, semiconductor/solid-state device manufacturing, circuits, etc., can solve the problems of chip dependence on typesetting, wide cutting width, damage, etc., to solve the problem of chip edge chipping, speed up the development process, Avoid the effects of wafer breakage

Inactive Publication Date: 2019-03-08
镇江微芯光子科技有限公司
View PDF4 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In the development stage of the chip, in order to test the performance of chips of different sizes, it is often necessary to design chips of multiple sizes, or even chips of different shapes. However, in the traditional production method, a wafer only contains chips of one size. Obtaining multiple sizes of chips from the wafer will obviously cause waste, and irregular shapes will also cause difficulties in cutting
In addition, as the most economical and common cutting method, blade dicing still occupies a dominant position in the semiconductor chip market. Blade dicing breaks the wafer by impact, and then uses the knife edge to remove the powder, which is prone to cracking and damage at the edge of the wafer. The cutting width It is wide, and requires frequent replacement of blades, high cost, only square wafers can be cut out, and chips of different sizes can only depend on the layout method
Stealth dicing is a non-contact process that directly vaporizes the silicon material and can cut thinner wafers. However, complete laser cutting takes a long time and is expensive. Although the cutting path can be designed to achieve cutting of various shapes, it needs programming to achieve it.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0020] The technical solutions of the present invention will be further elaborated below in conjunction with the embodiments.

[0021] The present invention adopts the following technical scheme, a method for cutting chips of different sizes, comprising the following steps:

[0022] 1) Form a mask of the target area on the wafer; the target area can be of any size and shape;

[0023] 2) Fix the wafer processed in step 1) on the operating table;

[0024] 3) Perform dry etching to form deep trenches and remove the parts not covered by the mask;

[0025] 4) Remove the mask;

[0026] 5) Remove the wafer with deep grooves and fill the deep grooves with alternative materials; the alternative materials are used to support the deep grooves to avoid wafer cracking caused by the pressure on the wafer during the grinding process

[0027] 6) Grinding the back of the wafer until the replacement material at the groove is exposed;

[0028] 7) Remove the substitute material and complete c...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a cutting method of chips at different sizes. The cutting method comprises the steps of firstly, forming a mask of a target region on a wafer, wherein the target region can beat an arbitrary size and in an arbitrary shape; fixing the processed wafer on an operating table; performing dry etching to form a deep groove, and removing a part which is not covered with the mask;removing the mask; taking out the water with the deep groove, and filling the deep groove with a substitute material; grinding a back surface of the wafer until the substitute material of the groove is exposed; and removing the substitute material, and completing chip cutting. Cutting of the chips at different sizes and in different shapes is achieved on the same wafer, and the problems of chip edge breakage and the like are solved; the method is simple and efficient, separation of all chips in one time can be achieved, the wafer production number is reduced, the cost is reduced, the wafer manufacturing time is reduced, and the development progress is also accelerated; and meanwhile, the separation of the chips at the different sizes and in the different shapes is achieved, and the problemof wafer breakage probably occurring in the cutting process is prevented.

Description

technical field [0001] The invention belongs to the field of chip processing, and in particular relates to a method for cutting chips of different sizes. Background technique [0002] Wafer cutting is an essential process in the semiconductor chip manufacturing process. It is used to divide the finished chip wafer into individual chips (grains), which is a post-process in wafer manufacturing. In the development stage of the chip, in order to test the performance of chips of different sizes, it is often necessary to design chips of multiple sizes, or even chips of different shapes. However, in the traditional production method, a wafer only contains chips of one size. Wafers with chips of multiple sizes will obviously cause waste, and irregular shapes will also make cutting difficult. In addition, as the most economical and common cutting method, blade dicing still occupies a dominant position in the semiconductor chip market. Blade dicing breaks the wafer by impact, and the...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/78H01L21/67
CPCH01L21/67092H01L21/78
Inventor 刘红娟
Owner 镇江微芯光子科技有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products