A Multicast Router Based on Packet Circuit Switching Technology and Its Working Mode

Abstract

The invention discloses a multicast router based on "packet circuit" switching technology and its working mode, which is characterized in that it is applied to an on-chip network composed of several multicast routers, several resource nodes and several interconnection channels. A multicast router includes: an input state machine module, a priority encoder module, a decoder module, an address filter module, an arbitrator module, a crossbar module and an output state machine module; in a multicast data transmission transaction, a single requester node can at most At the same time, it supports sending the same batch of data to eight destination nodes at the same time; and the success rate of link establishment can be improved through the priority encoder module, and the destination node can avoid repeated routing through the address filtering module. The invention can make full use of the parallelism feature of the on-chip network, save the time spent on sending the same batch of data transactions from a single requester node to multiple destination nodes, and reduce the consumption of cache resources of multicast routers in the on-chip network.

Description

technical field [0001] The invention belongs to the technical field of on-chip network communication, in particular to the design of a multicast router based on "packet circuit" switching technology. Background technique [0002] With the continuous expansion of integrated circuit integration, the chip has gradually developed from a single function to a multi-functional system chip. Nowadays, a multifunctional system on chip (SoC, System on Chip) has been widely used. However, as the process feature size becomes smaller and smaller and the operating frequency rises rapidly, the shortcomings of the system-on-chip based on the bus architecture are gradually revealed. Mainly manifested in: [0003] (1) Poor scalability; [0004] (2) The resource utilization rate is low and cannot provide good parallel processing capability; [0005] (3) The power consumption and area caused by the global synchronization of a single clock greatly increase. [0006] In order to overcome the ...

AI Technical Summary

Problems solved by technology

[0003] (1) Poor scalability;

[0004] (2) The resource utilization rate is low and cannot provide good parallel processing capability;

[0005] (3) Significant increase in power consumption and area caused by global synchronization of a single clock

However, current research on "packet circuit" switching technology is limited to unicast communication functions

If the unicast communication function is used to realize that a requester node sends the same batch of data to multiple destination nodes, the data sent by the requester node to each destination node must go through the link establishment stage, data transmission stage, and link withdrawal stage, which seriously wastes network bandwidth and consumes more data transmission time

Images