Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

An On-Chip Buffering System for UHD Video Frame Rate Upscaling

An on-chip buffering and video clearing technology, which is applied in memory systems, digital video signal modification, standard conversion, etc., can solve problems affecting circuit work efficiency and system frequency, wasting clock cycles, etc., to reduce off-chip memory bandwidth and reduce writing input and improve system throughput

Active Publication Date: 2017-07-11
SHANGHAI JIAOTONG UNIV
View PDF6 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

On the one hand, if the data request is sent to the external storage device every time the pixel data is needed, there will be a long delay from sending the request to the data return, which will greatly affect the working efficiency and system frequency of the entire circuit; on the other hand , the pixel information required by different access requests has a certain correlation and repetition, and repeated reading of the same data and multiple long delays will waste more clock cycles

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • An On-Chip Buffering System for UHD Video Frame Rate Upscaling
  • An On-Chip Buffering System for UHD Video Frame Rate Upscaling
  • An On-Chip Buffering System for UHD Video Frame Rate Upscaling

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0037] The present invention will be described in detail below in conjunction with specific embodiments. The following examples will help those skilled in the art to further understand the present invention, but do not limit the present invention in any form. It should be noted that those skilled in the art can make several modifications and improvements without departing from the concept of the present invention. These all belong to the protection scope of the present invention.

[0038] like figure 1 As shown, this embodiment provides an on-chip cache system for frame rate up-conversion of ultra-high-definition video, including an access request control module, an on-chip memory array, and a data alignment module.

[0039] The access request control module is used to receive memory access requests from other on-chip modules and off-chip storage modules in an ultra-high-definition video frame rate up-conversion system, generate memory access addresses and read and write ena...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides an on-chip cache system for ultra-high-definition video frame rate up-conversion, including an access request control module, an on-chip memory array, and a data alignment module, wherein: the access request control module is responsible for arbitrating external data read and write requests, and Map the motion vector indicating the access request into the address information of the data in the on-chip memory array; the on-chip memory array is used to cache the pixel data in the search window of the reference frame during the ultra-high-definition frame rate conversion process, and real-time from the off-chip memory Update new pixel data and realize random access memory of different specifications of pixel blocks; the data alignment module is used to extract valid pixel data after the on-chip memory array outputs pixel data, and utilizes different specifications of pixel blocks The commonality of the output pixel data is optimized to realize logical reuse. The invention can greatly improve the data throughput rate of the system, and reduce the average access delay and off-chip memory access bandwidth of the system.

Description

technical field [0001] The invention relates to the field of video post-processing, in particular to an on-chip buffer system for up-converting ultra-high-definition video frame rates. Background technique [0002] In recent years, people's subjective demand for high-quality visual enjoyment and the objective conditions of the rapid development of semiconductor technology have jointly promoted the vigorous development of the UHD TV industry. However, due to the limitation of the bandwidth of the current transmission system, UHD TV programs can only be transmitted at a lower frame rate. At the same time, the refresh rate of large-screen display devices has been greatly improved, and the video frame rate is lower than the screen refresh rate. This mismatch directly leads to image smearing, pauses, blurring, etc., and the display effect is not good. As an important video post-processing method, the video frame rate up-conversion technology can effectively increase the frame ra...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F12/0877G06F9/50H04N19/85H04N7/01G06F12/0868
Inventor 高志勇陈立张小云郭勇薛培培
Owner SHANGHAI JIAOTONG UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products