Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Semiconductor device and method of manufacturing the same

A manufacturing method and semiconductor technology, applied in semiconductor devices, electric solid state devices, electrical components, etc., can solve the problems of improvement, inability to perform electrical connection, and inability to optimize the electrical performance of back-illuminated CMOS image sensors, and achieve performance optimization, The effect of electrical performance improvement and electrical performance optimization

Active Publication Date: 2022-07-01
WUHAN XINXIN SEMICON MFG CO LTD
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] However, in the existing process of making a back-illuminated CMOS image sensor, there is a buffer medium layer between the metal grid in the pixel area and the underlying substrate and deep trench filling structure, so that the metal grid and the underlying There is only a physical connection between the substrate and the deep trench filling structure, but no electrical connection, which makes it impossible to optimize and improve the electrical performance of the back-illuminated CMOS image sensor

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor device and method of manufacturing the same
  • Semiconductor device and method of manufacturing the same
  • Semiconductor device and method of manufacturing the same

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0055] A fabrication process of a metal grid layer in a pixel area is as follows:

[0056] like Figure 1a As shown, a substrate 10 having a pixel region 11 is provided;

[0057] like Figure 1a and 1b As shown, a pad oxide layer 12 is formed on the pixel region 11 , a first patterned photoresist layer 13 is formed on the pad oxide layer 12 , and the first patterned photoresist layer 13 is formed on the pad oxide layer 12 . As a mask, the pad oxide layer 12 on the pixel area 11 and the substrate 10 with a partial thickness are etched to form trenches 14 in the substrate 10 of the pixel area 11, and the a patterned photoresist layer 13;

[0058] like Figure 1c As shown, an isolation oxide layer 151 is formed on the surface of the trench 14 and the surface of the pad oxide layer 12, and a conductive metal layer 152 is filled in the trench 14, and the conductive metal layer 152 covers all the On the pad oxide layer 12 , the conductive metal layer 152 , the isolation oxide ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The present invention provides a semiconductor device and a method for manufacturing the same. The method for manufacturing the semiconductor device includes: forming a trench filling structure in a substrate of a pixel region, and filling material in the trench filling structure with sidewalls and the substrate A high-K dielectric layer is also sandwiched therebetween; the buffer dielectric layer is covered on the substrate surface of the pixel region, and the buffer dielectric layer buries the trench filling structure; the buffer dielectric layer is etched to form at least the trench filling Part of the substrate and / or the trench at the periphery of the top sidewall of the structure fills at least part of the first opening at the top of the structure; and, forming a metal grid layer on the buffer dielectric layer and filling the first opening so as to be compatible with the exposed part The substrate and / or the trench filling structure are electrically connected. The technical solution of the present invention enables the metal grid layer to be electrically connected to the exposed part of the substrate and / or the trench filling structure, thereby enabling optimization and improvement of the electrical performance of the semiconductor device.

Description

technical field [0001] The invention relates to the field of semiconductor integrated circuit manufacturing, in particular to a semiconductor device and a manufacturing method thereof. Background technique [0002] In the manufacturing process of Back-side Illumination CMOS Imagination Sensor (BSI-CIS), deep trench isolation (Deep Trench Isolation, DTI) technology and Backside Metal Grid (BMG for short) ) technology can make the back-illuminated CMOS image sensor have better optical performance. [0003] However, in the existing process of fabricating a back-illuminated CMOS image sensor, there is a buffer medium layer between the fabricated metal grid in the pixel region and the underlying substrate and the deep trench filling structure, so that the metal grid is connected to the underlying substrate and the deep trench filling structure. The substrate and the deep trench filling structure are only physically connected, and cannot be electrically connected, so that it is i...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L27/146
CPCH01L27/14601H01L27/14603H01L27/1463H01L27/14632H01L27/1464H01L27/14643H01L27/14683H01L27/14687H01L27/14689H01L27/14636
Inventor 胡胜杨帆
Owner WUHAN XINXIN SEMICON MFG CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products