Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Germanium-silicon heterojunction bipolar transistor and manufacturing method

A technology of heterojunction bipolar and manufacturing method, which is applied in semiconductor/solid-state device manufacturing, semiconductor devices, electrical components, etc., can solve problems such as difficulties, and achieve the effects of increasing area, mature growth process, and high quality

Inactive Publication Date: 2018-06-01
SHANGHAI HUAHONG GRACE SEMICON MFG CORP
View PDF4 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0024] The existing first method is relatively simple, but requires selective germanium-silicon epitaxy, that is, the P-type germanium-silicon epitaxial layer 11 needs to be formed by selective germanium-silicon epitaxy growth. The P-type SiGe epitaxial layer 11 has challenges
[0025] However, the existing second method adopts the non-selective epitaxial process of silicon germanium to grow the P-type silicon germanium epitaxial layer 206, but in the end, it needs to grow selectively in the regions other than the sidewalls 210 and 213 of the polysilicon (EP) 211 in the emission region. highly doped polysilicon, it is also difficult

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Germanium-silicon heterojunction bipolar transistor and manufacturing method
  • Germanium-silicon heterojunction bipolar transistor and manufacturing method
  • Germanium-silicon heterojunction bipolar transistor and manufacturing method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0079] Such as image 3 Shown is a schematic diagram of the structure of a germanium-silicon heterojunction bipolar transistor according to the embodiment of the present invention; the germanium-silicon heterojunction bipolar transistor according to the embodiment of the present invention is formed on a silicon substrate 101, and the active region is isolated by a shallow trench field oxygen 104, The silicon germanium heterojunction bipolar transistor includes:

[0080] The collector region 103 is composed of the ion implantation region of the first conductivity type formed in the active region.

[0081] The pseudo-buried layer 102 is composed of the first conductivity type heavily doped ion implantation region formed at the bottom of the shallow trench field oxygen 104 on both sides of the active region, and the pseudo-buried layer 102 and the collector region 103 are laterally Contact: On the top of the pseudo-buried layer 102, a deep hole contact passing through the shallo...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a germanium-silicon heterojunction bipolar transistor. A base region is defined by a base region window formed after photoetching and etching of a base region window substratelayer comprising a first polycrystalline silicon layer, a P-type germanium-silicon epitaxial layer forming the base region is formed by a comprehensive nonselective epitaxial growth technology, and apolycrystalline structure, positioned on the side surface of the base region window, of the P-type germanium-silicon epitaxial layer is in contact with the first polycrystalline silicon layer to formouter base region polycrystalline silicon; an emitter region window is defined in a self-alignment manner through a first side wall formed on the side face of the base region window in the self-alignment manner, and emitter region polycrystalline silicon is formed by filled second polycrystalline silicon and a second substrate layer on the top of the base region window substrate layer as a terminating layer after polycrystalline silicon grinding. The invention also discloses a manufacturing method of the germanium-silicon heterojunction bipolar transistor. The process cost of the P-type germanium-silicon epitaxial layer can be reduced to be lower, the resistance of the base region can be reduced, the transverse dimensions of the whole device are reduced, and the maximum oscillation frequency of the device can be improved.

Description

technical field [0001] The invention relates to the field of semiconductor integrated circuit manufacturing, in particular to a silicon-germanium (SiGe) heterojunction bipolar transistor (HBT); the invention also relates to a method for manufacturing the silicon-germanium heterojunction bipolar transistor. Background technique [0002] UHF RF applications require improved characteristic frequency (f t ) and the highest oscillation frequency (f max ). The characteristic frequency is also called the cut-off frequency, which is the frequency when the current gain is 1; the highest oscillation frequency is the frequency when the power gain is 1. Lower base resistance (R B ) and base-collector capacitance (C BC ) can reduce f max . [0003] In the existing SiGe HBT, taking the NPN transistor as an example, P-type polysilicon is usually used to raise the outer base region, and a self-aligned device structure with an inner wall is used between the emitter and the outer base r...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L29/737H01L21/331
CPCH01L29/66242H01L29/7378
Inventor 许昭昭钱文生
Owner SHANGHAI HUAHONG GRACE SEMICON MFG CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products