Tax disk
A tax control panel and main control chip technology, applied in special data processing applications, instruments, electrical digital data processing, etc., can solve problems such as loopholes in the internal management of taxation departments, dual-chip communication time, slow speed, and inconvenient use. To achieve the effect of simple architecture design, fast communication time and speed, and reducing the number of reads and writes
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0029] The invention consists of a tax control panel hardware system and a tax control panel software system.
[0030] Such as figure 1 As shown, the tax control panel hardware system includes a main control chip U3 and a clock module connected to the main control chip U3, a power module, a memory, a buffer and a USB interface protector, wherein the power module is also connected to the clock module. The hardware system is a variety of electronic components that make up the tax control panel. The components are connected through circuits and form a functional whole under the control of digital logic.
[0031] Such as figure 2 As shown, the model of the main controller U3 is SSX20. This chip is a domestically-made 32-bit high-security core Arca2sc specially customized by ZTE Integrated Circuit Co., Ltd. It adopts a 5-stage pipeline and a RISC structure. There is 128KB Flash inside for storing programs and functions. Library, 32KB EEPROM is used to store data; security compon...
Embodiment 2
[0145] The difference between this embodiment and Embodiment 1 is that in this embodiment, in order to better implement the present invention, an additional power protection module can be added to connect with the power module. The above-mentioned power protection module mainly refers to the Inductor L1, which can effectively reduce the impact of instantaneous large current on the tax control panel circuit, such as image 3 shown.
[0146] Other technical characteristics are identical with embodiment 1.
Embodiment 3
[0148] The difference between this embodiment and Embodiment 1 is that in this embodiment, in the hardware system of the tax control disk, the buffer is a double-loop coupled all-optical buffer, and the above-mentioned double-loop coupled all-optical buffer is known by those of ordinary skill in the art. well-known technology.
[0149]The all-optical network based on optical switching is an inevitable trend of the communication network, and the optical digital packet switching is the final choice of the all-optical network. The all-optical buffer is a key component of the future all-optical digital packet switching network, and it is the basis for scheduling and controlling packet forwarding in very high-speed communication networks. It can not only effectively improve the throughput of optical switching network nodes, reduce packet loss rate, but also provide delay time for nodes to process packet headers. When different users compete for the same channel, the buffer can eff...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com