Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Dielectric etch method with high source and low bombardment plasma providing high etch rates

A plasma and etching technology, applied in the fields of plasma, chemical instruments and methods, semiconductor/solid-state device manufacturing, etc., can solve problems such as component deformation and production yield decline

Inactive Publication Date: 2008-10-01
APPLIED MATERIALS INC
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0008] As a result, when the etch rate is increased by increasing the bombardment energy or increasing the density, the features obtained are greatly deformed due to striations, tapered sidewalls and / or incomplete depth
These deformations will cause major defects and failures in the finished device
As such, increasing the etch rate in this manner would result in an unacceptable drop in overall production yield

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Dielectric etch method with high source and low bombardment plasma providing high etch rates
  • Dielectric etch method with high source and low bombardment plasma providing high etch rates
  • Dielectric etch method with high source and low bombardment plasma providing high etch rates

Examples

Experimental program
Comparison scheme
Effect test

example 1

[0084] An example of an embodiment of the present invention includes more than Etching at high source and low bias settings with a gas mixture containing tetrafluoromethane, nitrogen, and argon. A 300 mm diameter wafer was used in this example. Figure 5A The cross-sectional views of A and B show example completed etched structures.

[0085] The first step of the etching step of Example 1 is to provide the structure to be etched. Such as Figure 4 As shown, the structure 400 of this example includes a barrier layer 410, an interlayer dielectric layer (ILD) 420 on the barrier layer 410, an antireflective dielectric layer (DARC) 430 on the ILD layer 420, and a bottom layer on the DARC layer 430. Antireflection layer (BARC) 440 , and photoresist layer (PR) 450 on BARC layer 440 .

[0086] Barrier layer 410 in this example is Blok II (SiC), which acts as an etch stop layer as described above. As mentioned above, the dielectric material of the ILD layer 420 is black diamond S...

example 2

[0105] An example of another embodiment of the present invention includes using a plateau and low bias, a gas mixture comprising tetrafluoromethane, nitrogen, argon, and hydrogen, to rate etching. This example uses a 300mm diameter wafer. Figure 6A The cross-sections of and B show the structure formed by this example.

[0106] The first step of the method of this example is to provide a structure that will be etched in the following steps. The layers of the structure used in this example are arranged in Figure 4 Same as in Example 1 above shown.

[0107] Structure 400 is etched using an Applied Centura Enabler etch tool. This example performs a two-part etch process, including arc etch and main etch. This two-part etch process allows etching to be made to the specific material or material being etched. During arc etching, each of BARC layer 440 and DARC layer 430 is etched through each opening defined in photoresist layer 450 . Next, during the main etch, the ILD lay...

example 3

[0117] Another example of the present invention is such an etching process: by using high source and low bias voltage and including tetrafluoromethane (CF 4 ), nitrogen (N 2 ), argon (Ar) and hydrogen (H 2 ) of the gas mixture, a measured value greater than the etching rate. As in Example 2, this example differs in that a shorter main etch time is used. Also, the etch stops before the via or trench reaches the barrier layer. Again, a 300 mm diameter wafer was used. Figure 7A and B show cross-sectional views of structures formed by this example.

[0118] The layers of the structure used in this example are arranged in Figure 4 Same as in Example 1 above shown.

[0119] The structures were etched using the Applied Centrua Enabler etch tool described above. Etching is two parts, including arc etch and main etch. During the arc etch, each of the BARC layer 440 and the DARC 430 layer 440 is etched, and during the main etch, the ILD layer 420 is etched with the etch term...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
diameteraaaaaaaaaa
Login to View More

Abstract

In at least some embodiments, the present invention is a plasma etching method which includes applying a gas mixture comprising CF 4 , N 2 and Ar and forming a high density and low bombardment energy plasma. The high density and low bombardment energy plasma is formed by using high source and low bias power settings. The gas mixture can further include H 2 , NH 3 , a hydrofluorocarbon gas and / or a fluorocarbon gas. The hydrofluorocarbon gas can include CH 2 F 2 , CH 3 F; and / or CHF 3 . The fluorocarbon gas can include C 4 F 8 , C 4 F 6 and / or C 5 F 8 .

Description

technical field [0001] The invention relates to a dielectric etching method. Background technique [0002] The productivity of semiconductor or thin film devices can be increased by reducing the time required to perform one or more manufacturing steps. This not only reduces the overall time to produce devices, but also provides higher overall throughput for an existing production facility. In turn, the amount of initial capital investment and / or required expansion costs can be reduced. [0003] However, the speed of any production step must be increased in such a way that the required level of quality continues to be maintained. Failure to maintain quality levels will offset increased throughput through decreased device yield due to more defects and device failures. [0004] A common step in semiconductor or thin film device fabrication is etching. Etching may be wet etching, typically using liquid acid, or more commonly dry etching involving the application of plasma to...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/3065C23F4/00H01J37/32H05H1/46H05H1/00
CPCH01L21/31116H01L21/31122C09K13/00H01L21/3065H01L21/31138
Inventor 格拉多·A·戴戈迪诺斯昌林叶延史云炅
Owner APPLIED MATERIALS INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products