Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Flat-face saliant-point type packing base-board for integrated circuit or discrete device

A planar bump type, discrete device technology, applied in the direction of electrical solid devices, semiconductor/solid device manufacturing, circuits, etc., can solve the problem that it is difficult to adapt to the development direction of thin and short packaging products, the overall weight of the chip package increases, and the technical requirements are getting higher and higher. Solve high-level problems to achieve the effect of facilitating technical control, reducing technical harshness, and reducing risks

Inactive Publication Date: 2006-10-25
JCET GROUP CO LTD
View PDF0 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] 3. Packaging cost: As the chip design becomes more and more complex, the chip size specifications are also more and more diversified, and ultra-long and ultra-wide chips continue to appear. Complete leadframe redesign at high cost
[0006] 4. Technical requirements: As the size of the base island continues to increase, the technical requirements for stable control of various parameters of the base island plane are getting higher and higher, and it is difficult to guarantee
[0007] 5. Material consumption: As the size of the base island continues to increase, the overall weight of the chip package increases, making it difficult to adapt to the development direction of light, thin and short packaging products

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Flat-face saliant-point type packing base-board for integrated circuit or discrete device
  • Flat-face saliant-point type packing base-board for integrated circuit or discrete device
  • Flat-face saliant-point type packing base-board for integrated circuit or discrete device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0031] Embodiment 1 Structure Figure 7(a), Figure 7(a) is a planar bump package substrate for integrated circuits or discrete devices, the base island 1 and pins 2 on the package substrate are distributed in the shape of bumps on the front surface of the substrate , there is a thin metal layer 3 connection between the bumps, the base island 1 is a unit base island composed of multiple bumps, the pin 2 is a single bump, and the front sides of the base island 1 and the pin 2 are provided with Metal layer 4, metal layer 4 is gold, or silver, or copper, or tin, or nickel, or nickel palladium, and metal layer can be single-layer or multi-layer, and metal layer 4 can be arranged on the part of convex in the unit base island on point or on all bumps. In a single integrated circuit or discrete device package formed during subsequent packaging, the number of base islands 1 can be one or more, that is, a single unit base island or multiple unit base islands composed of multiple bumps, p...

Embodiment 2

[0041] The structure of Embodiment 2 is shown in FIG. 7( b ). On the basis of Embodiment 1, a metal layer 4 is provided on the back of both the base island 1 and the pins 2 .

[0042] Its preparation method includes the following steps:

[0043] Step 1, with embodiment 1,

[0044] Step 2, with embodiment 1,

[0045] Step 3, removing part of the mask on the front and back sides of the metal substrate 1, exposing the area on the metal substrate to be plated with a metal layer, such as image 3 (b),

[0046] Step 4, method is the same as embodiment 1, see figure Figure 4 (b),

[0047] Step 5, the method is the same as in Example 1, see the figure Figure 5 (b),

[0048] Step 6, the method is the same as in Example 1, see the figure Figure 6 (b),

[0049] Step 7, the method is the same as in Example 1, and the figure is shown in Figure 7(b).

Embodiment 3

[0051] Embodiment 3 structure as shown in Fig. 7 (c), it is on the basis of embodiment 1, is provided with activation material layer 5 earlier on both fronts of base island 1 and pin 2, then on activation material layer 5 fronts A metal layer 4 is provided. The activation substance 5 is nickel, or palladium, or nickel palladium.

[0052] Its preparation method includes the following steps:

[0053] Step 1, with embodiment 1,

[0054] Step 2, with embodiment 1,

[0055] Step 3, with embodiment 1,

[0056] Step 4, first coat the area where the mask layer was removed in the previous process with an active material layer 5, such as Figure 4 (c), then coat the metal layer 4, such as Figure 4 (e),

[0057] Step 5, the method is the same as in Example 1, see the figure Figure 5 (c),

[0058] Step 6, the method is the same as in Example 1, see the figure Figure 6 (c),

[0059] Step 7, the method is the same as in Example 1, and the figure is shown in Figure 7(c).

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

This invention relates to a plane button package base plate of an IC or a discrete device and its processing method characterizing that base islands and pins are distributed on the front of the base plate in buttons connected by metal thin layers, the base island is the one composed of multiple buttons, the pin is single, the fronts of the islands and the pins have metal layers, the number of the islands is one or many in the package unit of a single IC or discrete device formed in the post package, namely, single unit island or multiple unit base islands composed of multiple buttons, the pins are arrayed at one side, both sides or three sides or surrounding the base islands.

Description

Technical field: [0001] The invention relates to a planar bump package substrate for an integrated circuit or a discrete device and a manufacturing method thereof. It belongs to the technical field of electronic components. Background technique: [0002] In the existing integrated circuit or discrete device planar bump package substrate, the base island on it is in the shape of a whole piece of metal. It mainly has the following deficiencies: [0003] 1. Packaging structure: Chip base islands correspond one-to-one, and the size of the base island must be larger than the chip size, which has great limitations and is difficult to adapt to chips of different sizes and specifications. [0004] 2. Packaging reliability: Since the chip is installed on the base island, the requirements for the material, flatness, surface quality, and cleanliness of the base island are extremely high; at the same time, because the entire metal base island is prone to large deformation stress after...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L23/498H01L21/48H01L21/60H01L23/12
CPCH01L2924/0002
Inventor 梁志忠王新潮于燮康陶玉娟
Owner JCET GROUP CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com