Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Separated gate CSTBT with self-biased PMOS and manufacturing method thereof

A separation gate and self-biasing technology is applied in the field of separation gate CSTBT and its production, which can solve the problems of CSTBT device breakdown voltage drop, device saturation current density increase, and short-circuit safe working area deterioration, etc., so as to improve device reliability. , reduce saturation current, improve the effect of clamping effect

Active Publication Date: 2021-12-24
UNIV OF ELECTRONICS SCI & TECH OF CHINA
View PDF5 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, as the doping concentration of the N-type charge storage layer continues to increase, the breakdown voltage of the CSTBT device will decrease significantly, which limits the application of the device in the high-voltage field.
[0004] In the existing technology, in order to reduce the adverse effect of the N-type charge storage layer and obtain higher breakdown voltage and reliability, two methods are mainly adopted: (1) increasing the trench depth, usually, the trench depth is greater than The junction depth of the N-type charge storage layer; (2) reduce the trench gate pitch by refining the trench process, but the above method still has obvious defects: the implementation of method (1) will increase the gate capacitance, and the switch of the IGBT The essence of the process is the process of charging and discharging the gate capacitance, so the increase of the gate capacitance will reduce the switching speed of the device, which in turn will increase the turn-off loss of the device.
On the one hand, the implementation of method (2) will increase the gate capacitance of the device, resulting in an increase in the turn-off loss of the device; on the other hand, the excessive MOS channel density will also increase the saturation current density of the device, so that the Short circuit safe operating area (SCSOA) deterioration

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Separated gate CSTBT with self-biased PMOS and manufacturing method thereof
  • Separated gate CSTBT with self-biased PMOS and manufacturing method thereof
  • Separated gate CSTBT with self-biased PMOS and manufacturing method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0057] The principles and features of the present invention are described below in conjunction with the accompanying drawings. The specific embodiments of the present invention are illustrated by taking an IGBT with a voltage level of 1200V as an example. The examples are only used to explain the present invention, not to limit the scope of the present invention.

[0058] Such as figure 2 As shown, a self-biased PMOS split-gate CSTBT provided in Embodiment 1 of the present invention has a cell structure including back collector metal 1, P-type collector region 2, and N-type field stacked sequentially from bottom to top. Blocking layer 3 and N-drift region 4; the upper layer of the N-drift region 4 has N-type charge storage layers 6 and trench structures alternately arranged, and the depth of the lower surface of the trench structure is greater than that of the N-type charge storage layer 6 the junction depth of the lower surface;

[0059] The upper surface of the N-type char...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
thicknessaaaaaaaaaa
Login to View More

Abstract

The invention relates to a separated gate CSTBT with a self-biased PMOS and a manufacturing method of the separated gate CSTBT, and belongs to the technical field of power semiconductor devices. According to the present invention, on the basis of the traditional CSTBT, a separated gate electrode equipotential with the emitter and a P-type buried layer are introduced, the influence of an N-type charge storage layer on the breakdown characteristic of a device can be effectively shielded through charge compensation, and the compromise relation between the forward conduction voltage drop Vce (on) and the turn-off loss Eoff of the device can be improved. In addition, the separated gate electrode and a gate electrode are located in a same groove, so that the channel density can be reduced; the saturation current density is effectively reduced by turning on a parasitic PMOS to clamp the potential of the N-type charge storage layer, and the short-circuit safe working capability of the device is improved. Meanwhile, the gate capacitance can be reduced, the switching speed of the device is improved, and the switching loss of the device is reduced. In addition, the current uniformity in a chip can be improved, the current concentration is avoided, and the reliability and a reverse bias safety working area of the device are improved.

Description

technical field [0001] The invention belongs to the technical field of power semiconductor devices, and in particular relates to a split gate CSTBT with self-biased PMOS and a manufacturing method thereof. Background technique [0002] Insulated gate bipolar transistor (IGBT), as one of the core electronic components in modern power electronic circuits, is widely used in various fields such as transportation, communication, household appliances, and aerospace. The insulated gate bipolar transistor is a new type of power electronic device composed of an insulated field effect transistor (MOSFET) and a bipolar junction transistor (BJT), which can be equivalent to a MOSFET driven by a bipolar junction transistor. The IGBT combines the MOSFET structure and the working mechanism of the bipolar junction transistor. It not only has the advantages of easy driving, low input impedance, and fast switching speed of the MOSFET, but also has the advantages of large on-state current densi...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L29/06H01L29/423H01L29/739H01L21/28H01L21/331
CPCH01L29/7398H01L29/7397H01L29/66348H01L29/0684H01L29/0623H01L29/401H01L29/42312H01L29/0696
Inventor 张金平朱镕镕涂元元李泽宏张波
Owner UNIV OF ELECTRONICS SCI & TECH OF CHINA
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products