Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Semiconductor-on-insulator device and manufacturing method thereof

A manufacturing method and semiconductor technology, applied in semiconductor/solid-state device manufacturing, semiconductor devices, electrical components, etc., and can solve problems such as abnormal curves

Active Publication Date: 2020-05-12
CSMC TECH FAB2 CO LTD
View PDF2 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In this way, abnormal curves will appear during the I-V test of narrow trench devices, such as figure 1 As shown, the Id (drain current)-Vg (gate voltage) curve will appear an inflection point as the voltage rises to a certain value ( figure 1 framed by a dotted ellipse), which is commonly referred to as the hump phenomenon

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor-on-insulator device and manufacturing method thereof
  • Semiconductor-on-insulator device and manufacturing method thereof
  • Semiconductor-on-insulator device and manufacturing method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0024] In order to facilitate the understanding of the present invention, the present invention will be described more fully below with reference to the associated drawings. A preferred embodiment of the invention is shown in the drawings. However, the present invention can be embodied in many different forms and is not limited to the embodiments described herein. Rather, these embodiments are provided so that the disclosure of the present invention will be thorough and complete.

[0025] Unless otherwise defined, all technical and scientific terms used herein have the same meaning as commonly understood by one of ordinary skill in the technical field of the invention. The terms used herein in the description of the present invention are for the purpose of describing specific embodiments only, and are not intended to limit the present invention. As used herein, the term "and / or" includes any and all combinations of one or more of the associated listed items.

[0026] The se...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a semiconductor-on-insulator device and a manufacturing method thereof. The method comprises the following steps: providing a semiconductor-on-insulator substrate; forming a patterned polycrystalline silicon structure on the semiconductor layer; photoetching and doping the body leading-out region photoetching plate to form a first conductive type ion doped region, and photoetching and doping the source-drain region photoetching plate to form a source region, a drain region and doped polycrystalline silicon; and carrying out thermal diffusion to enable the first conductive type ion doped region to diffuse to form a body lead-out region. According to the invention, the polycrystalline silicon structure has no work function difference, so that the turn-on voltage of aparasitic channel is consistent with that of a main channel region, and the hump phenomenon of a narrow-channel device can be avoided; and when the body leading-out region is doped, the doping windowis separated from the body region isolation polycrystalline silicon by a proper distance, so that the impurities in the active region can be diffused to the poly boundary, and a good body region leading-out effect can be ensured.

Description

technical field [0001] The invention relates to the field of semiconductor manufacturing, in particular to a semiconductor-on-insulator device and a method for manufacturing the semiconductor-on-insulator device. Background technique [0002] Silicon-on-insulator (SOI) devices have a series of advantages due to their excellent performance-compared with ordinary bulk silicon devices, such as good isolation effect, no latch-up effect, good radiation resistance effect, small parasitic capacitance, and small chip design area- —The current share in mass production of integrated circuits is gradually increasing. Due to the difference of the substrate material, the layout design of the process and the device will also be somewhat different. [0003] In a traditional SOI device, the body and the source and drain of the device are isolated by a wide piece of polysilicon, a part of the polysilicon covers the surface of the body region, and a part covers the surface of the source and ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L29/423H01L29/49H01L21/336H01L29/78
CPCH01L29/42356H01L29/4916H01L29/66477H01L29/78
Inventor 胡金节
Owner CSMC TECH FAB2 CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products